CN111834409A - Display panel and display device - Google Patents

Display panel and display device Download PDF

Info

Publication number
CN111834409A
CN111834409A CN202010291341.4A CN202010291341A CN111834409A CN 111834409 A CN111834409 A CN 111834409A CN 202010291341 A CN202010291341 A CN 202010291341A CN 111834409 A CN111834409 A CN 111834409A
Authority
CN
China
Prior art keywords
polysilicon
sub
display area
display
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010291341.4A
Other languages
Chinese (zh)
Other versions
CN111834409B (en
Inventor
许传志
张露
韩珍珍
彭兆基
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kunshan Govisionox Optoelectronics Co Ltd
Original Assignee
Kunshan Govisionox Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kunshan Govisionox Optoelectronics Co Ltd filed Critical Kunshan Govisionox Optoelectronics Co Ltd
Priority to CN202010291341.4A priority Critical patent/CN111834409B/en
Publication of CN111834409A publication Critical patent/CN111834409A/en
Application granted granted Critical
Publication of CN111834409B publication Critical patent/CN111834409B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/131Interconnections, e.g. wiring lines or terminals

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

The invention provides a display panel and a display device, wherein the display panel comprises a display area and a non-display area; the display area is internally provided with a plurality of polycrystalline silicon layers arranged at intervals along a first direction and comprises a first display area and a second display area; the polycrystalline silicon layer comprises a first sub polycrystalline silicon layer, a second sub polycrystalline silicon layer and a third sub polycrystalline silicon layer; the first sub-polycrystalline silicon layer is positioned in the first display area, the second display area is provided with a functional area, and the second sub-polycrystalline silicon layer and the third sub-polycrystalline silicon layer are arranged in the second display area; at least one first polysilicon connecting line is arranged in the non-display area, and at least two of the second sub-polysilicon layers are connected with the same first polysilicon connecting line. The invention realizes the connection between at least two second sub-polysilicon layers by arranging at least one first polysilicon connecting line, so as to increase the length of the second sub-polysilicon layer positioned at the top of the functional region and balance the charge density of the polysilicon layers with different columns and different lengths.

Description

Display panel and display device
Technical Field
The invention relates to the technical field of display, in particular to a display panel and a display device.
Background
The display panel has a display area for disposing a driving layer and a light emitting layer, and a non-display area disposed around the display area, which generally has a camera hole, a sound amplification hole, and the like, so that the occupation ratio of the non-display area is large.
In order to reduce the size of the non-display area and increase the ratio of the display area, in the related art, the imaging hole is placed in the display area to reduce the size of the non-display area.
However, this type of display panel has a drawback of display non-uniformity.
Disclosure of Invention
The invention provides a display panel and a display device, which are used for overcoming the technical problem of nonuniform display of the display panel in the related art.
In one aspect, the present invention provides a display panel having a display area and a non-display area connected to the display area; the display area is internally provided with a plurality of polycrystalline silicon layers arranged at intervals along a first direction; the display area comprises a first display area and a second display area; the polycrystalline silicon layer comprises a first sub polycrystalline silicon layer, a second sub polycrystalline silicon layer and a third sub polycrystalline silicon layer; the first sub-polycrystalline silicon layer is positioned in the first display area and extends from one end of the display area to the other end of the display area along a second direction; a functional region is arranged in the second display region, the second sub-polycrystalline silicon layer is positioned in the second display region at the top of the functional region, and the third sub-polycrystalline silicon layer is positioned in the second display region at the bottom of the functional region; at least one first polycrystalline silicon connecting line is arranged in the non-display area, and at least two of the second sub-polycrystalline silicon layers are connected with the same first polycrystalline silicon connecting line.
The display panel as described above, wherein the length of the first sub-polysilicon layer in the first display region is L, taking the dimension along the second direction as the length.
The sum of the lengths of the first sub-polysilicon layers connected with the same first polysilicon connecting line is between 0.75L and 1.25L.
The display panel as described above, wherein the first polysilicon connecting line is located in the non-display area along the top of the second direction; the first sub-polysilicon layer and the second sub-polysilicon layer are connected with the same first polysilicon connecting line.
The display panel as described above, wherein a second polysilicon connection line is disposed in the non-display region along the bottom of the second direction; and the first sub-polycrystalline silicon layer and the third sub-polycrystalline silicon layer are connected with the same second polycrystalline silicon connecting line.
The display panel as described above, wherein the first polysilicon connecting line includes a straight connecting segment extending along a first direction; or, the first polysilicon connecting line comprises a plurality of groups of bending connecting lines which are connected in sequence, each group of the bending connecting lines comprises a first connecting section, a second connecting section, a third connecting section and a fourth connecting section which are connected in sequence, the first connecting section and the third connecting section extend in the first direction, the second connecting section extends in the second direction, and the fourth connecting section extends in the reverse direction of the second direction.
The display panel as described above, wherein each of the polysilicon layers has a plurality of polysilicon cells arranged in the second direction; the polysilicon unit at the topmost end of the first sub-polysilicon layer along the second direction is connected with the first polysilicon connecting line; and the polysilicon unit at the topmost end of the second sub-polysilicon layer along the second direction is connected with the first polysilicon connecting line.
The display panel as described above, wherein a control unit is further disposed in the non-display region, and the control unit is connected to the first polysilicon connecting line and configured to control on/off between the first polysilicon connecting line and the uppermost polysilicon unit of each polysilicon layer.
The display panel as described above, wherein the control unit includes a control switch, a layer where the control switch is located and a layer where the first polysilicon connection line is located are different layers, and the control switch is connected to the first polysilicon connection line.
The display panel as described above, wherein the control unit includes a plurality of auxiliary driving units, one end of each auxiliary driving unit is connected to the first polysilicon connection line, and the other end of each auxiliary driving unit is connected to the polysilicon unit at the top end of one of the polysilicon layers along the second direction, so as to control on/off between the first polysilicon connection line and the polysilicon unit at the top end of each of the polysilicon layers along the second direction.
In another aspect, the present invention also provides a display device, including the display panel as described above.
The invention provides a display panel and a display device, wherein the display panel comprises a display area and a non-display area connected with the display area; the display area is provided with a plurality of polycrystalline silicon layers arranged at intervals along a first direction and comprises a first display area and a second display area; the polycrystalline silicon layer comprises a first sub polycrystalline silicon layer, a second sub polycrystalline silicon layer and a third sub polycrystalline silicon layer; the first sub-polycrystalline silicon layer is positioned in the first display area and extends from one end of the display area to the other end along the second direction; a functional region is arranged in the second display region, the second sub-polycrystalline silicon layer is positioned in the second display region at the top of the functional region, and the third sub-polycrystalline silicon layer is positioned in the second display region at the bottom of the functional region; at least one first polysilicon connecting line is arranged in the non-display area, and at least two of the second sub-polysilicon layers are connected with the same first polysilicon connecting line. According to the display panel and the display device, the connection between the at least two second sub-polycrystalline silicon layers is realized through the first polycrystalline silicon connecting line, so that the length of the second sub-polycrystalline silicon layer positioned at the top of the functional area is increased, the difference of the absorbed charge quantity of the polycrystalline silicon layers with different columns and different lengths is balanced, and the display uniformity of the display panel is further ensured.
Drawings
The following detailed description of the present invention is provided in conjunction with the accompanying drawings, and it is to be understood that the detailed description set forth herein is merely illustrative and explanatory of the present invention and is not restrictive of the invention as claimed below.
Fig. 1 is a first schematic structural diagram of a display panel according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a polysilicon layer according to an embodiment of the present invention;
fig. 3 is a schematic structural diagram of a display panel according to an embodiment of the present invention;
fig. 4 is a schematic structural diagram of a display panel according to a third embodiment of the present invention;
fig. 5 is a schematic structural diagram of another display panel according to an embodiment of the present invention;
fig. 6 is a first schematic structural diagram of a control unit according to an embodiment of the present invention;
fig. 7 is a schematic structural diagram of a control unit according to an embodiment of the present invention;
fig. 8 is a schematic structural diagram of a control unit according to an embodiment of the present invention.
Description of reference numerals:
100: a display area;
110: a first display area;
120: a second display area;
121: a functional area;
130: a polysilicon layer;
131: a first sub-polysilicon layer;
132: a second sub-polysilicon layer;
133: a third sub-polysilicon layer;
134: a polysilicon cell;
200: a non-display area;
210: a first polysilicon line;
2110: a first connection section;
2120: a second connection section;
2130: a third connection section;
2140: a fourth connection section;
220: a second polysilicon line;
300: a control switch;
400: an auxiliary drive unit;
410: a gate electrode;
500: and connecting the wires.
Detailed Description
The following detailed description of the present invention is provided in conjunction with the accompanying drawings, and it is to be understood that the detailed description set forth herein is merely illustrative and explanatory of the present invention and is not restrictive of the invention as claimed below.
The display panel has a display area for disposing a driving layer and a light emitting layer, and a non-display area disposed around the display area, which generally has a camera hole, a sound amplification hole, and the like, so that the occupation ratio of the non-display area is large.
In order to reduce the size of the non-display area and increase the ratio of the display area, in the related art, the imaging hole is placed in the display area to reduce the size of the non-display area.
However, in the process of manufacturing the display panel, the imaging hole may block the polysilicon layer in the driving layer, so that the length of the polysilicon layer along the second direction is reduced, the amount of electric charge absorbed by the polysilicon layer is reduced, and the display uniformity of the whole display panel is affected.
In order to solve the above technical problem, embodiments of the present invention provide a display panel and a display device, which can balance the difference between the charge absorption capability of the second region where the second sub-polysilicon layer is located and the first display region through the design of the first polysilicon connection line, thereby ensuring the display uniformity of the display panel.
Fig. 1 is a first schematic structural diagram of a display panel according to an embodiment of the present invention; fig. 2 is a schematic structural diagram of a polysilicon layer according to an embodiment of the present invention; fig. 3 is a schematic structural diagram of a display panel according to an embodiment of the present invention; fig. 4 is a schematic structural diagram of a display panel according to a third embodiment of the present invention; fig. 5 is a schematic structural diagram of another display panel according to an embodiment of the present invention; fig. 6 is a first schematic structural diagram of a control unit according to an embodiment of the present invention; fig. 7 is a schematic structural diagram of a control unit according to an embodiment of the present invention; fig. 8 is a schematic structural diagram of a control unit according to an embodiment of the present invention.
Referring to fig. 1 and 2, an embodiment of the invention provides a display panel, which includes a display area 100 and a non-display area 200 connected to the display area 100; the display region 100 has a plurality of polysilicon layers 130 spaced along a first direction; and the display area 100 includes a first display area 110 and a second display area 120; the polysilicon layer 130 includes a first sub-polysilicon layer 131, a second sub-polysilicon layer 132, and a third sub-polysilicon layer 133; the first sub-polysilicon layer 131 is located in the first display region 110, and the first sub-polysilicon layer 131 extends from one end of the display region 100 to the other end along the second direction; a functional region 121 is disposed in the second display region 120, the second sub-polysilicon layer 132 is disposed in the second display region 120 at the top of the functional region 121, and the third sub-polysilicon layer 133 is disposed in the second display region 120 at the bottom of the functional region 121; at least one first poly link line 210 is disposed in the non-display region 200, and at least two of the plurality of second sub-poly layers 132 are connected to the same first poly link line 210.
Specifically, the display panel may be an OLED display panel, which may be applied to various display devices such as a mobile phone, a tablet computer, a notebook computer, and a watch.
It is understood that, in this embodiment, the first direction is a horizontal direction, such as an X direction shown in fig. 1, the second direction is a direction perpendicular to or substantially related to the horizontal direction, and the first direction and the second direction are located in the same plane, such as a Y direction shown in fig. 1, and in general, the first direction is a scanning signal line direction, and the second direction is a data signal line direction.
In this embodiment, the display panel may include a display area 100 and a non-display area 200, for example, in the orientation shown in fig. 1, wherein the non-display area 200 may be disposed at the top and the bottom of the display area 100, or disposed around the display area 100.
That is, the non-display area 200 is disposed at the periphery of the display area 100, that is, the non-display area 200 is an area of the display panel except the display area 100, and is used for disposing peripheral circuits to control the operation of the driving circuit, wherein the peripheral circuits may include various power traces, signal traces, a scan driving circuit, and the like.
In addition, the display panel may further include a substrate, the display area 100 and the non-display area 200 are both disposed on the substrate, and the substrate may be a rigid substrate formed of glass, or a flexible substrate formed of polyimide or other organic materials.
The display area 100 is used for displaying, and a driving layer and a light emitting layer may be disposed in the display area 100, wherein the light emitting layer is disposed on a side of the driving layer facing away from the substrate, and the driving layer is used for connecting with the light emitting layer to drive light emission of the light emitting layer.
In addition, the driving layer may include a polysilicon layer, a drain layer, a source layer, a gate layer and a gate insulating layer formed on the substrate, in this embodiment, the polysilicon layer may include a plurality of polysilicon units formed by a conventional patterning process, the source layer and the drain layer are formed on both sides of the polysilicon layer, the gate insulating layer is formed over the polysilicon layer, the drain layer and the source layer, and the gate layer is located over the gate insulating layer.
Furthermore, the light-emitting layer may include a hole injection layer, a hole transport layer, a light-emitting layer, an electron transport layer, and an electron injection layer, which are stacked in this order from bottom to top.
With continued reference to fig. 1, the display area 100 may include a first display area 110 and a second display area 120, wherein the second display area 120 is provided with a functional area 121, and the functional area 121 is used for arranging functional elements in the display device, such as a camera hole, a sound diffusing hole, and the like. In addition, the positional relationship between the first display region 110 and the second display region 120 may be variously selected, for example, as shown in fig. 1, that is, the second display region 120 is located at the middle position of the display panel, and a part of the region of the first display region 110 is located at the left side of the second display region 120 and another part of the region is located at the right side of the second display region 120; for another example, the second display area 120 may be completely located on the left side or the right side of the first display area 110, and the positions of the first display area 110 and the second display area 120 are not limited herein.
In view of the defect that the functional area 121 in the display panel is arranged in the non-display area 200 in the related art, which results in the non-display area 200 being too large in size and poor in screen occupation ratio, the functional area 121 is arranged in the second display area 120 in the present embodiment, so that the size of the non-display area 200 can be reduced.
The display area 100 has a plurality of polysilicon layers 130 therein, and the plurality of polysilicon layers 130 are spaced apart along a first direction, that is, a plurality of columns of polysilicon layers 130 are provided in the display area.
The polysilicon layer 130 may include a first sub-polysilicon layer 131, and when the first sub-polysilicon layer 131 is disposed in the first display region 110, the first sub-polysilicon layer 131 extends from one end of the display region 100 to the other end along the second direction, so that the first sub-polysilicon layer 131 covers the entire display region 100 along the second direction, thereby ensuring normal light emission in the display region 100.
In addition, since the functional region 121 is disposed in the second display region 120, when the functional region 121 is prepared, the functional region 121 penetrates through the driving layer, and accordingly, the polysilicon layer 130 in the second display region 120 is separated by the functional region 121, so that each polysilicon layer 130 in the second display region 120 includes the second sub-polysilicon layer 132 and the third sub-polysilicon layer 133. The second sub-polysilicon layer 132 may be located in the second display region 120 at the top of the functional region 121, and the third sub-polysilicon layer 133 may be located in the second display region 120 at the bottom of the functional region 121. That is, the second sub-polysilicon layer 132 is located at the top of the functional region 121, and the third sub-polysilicon layer 133 is located at the bottom of the functional region. It is understood that, in the present embodiment, the functional region 121 may be an imaging region.
Since the length of the second sub-polysilicon layer 132 is small, the amount of charges absorbed by the second sub-polysilicon layer 132 is reduced, so that the brightness or chromaticity in the display region is inconsistent with those in other display regions, thereby affecting the display uniformity of the display panel. Therefore, at least one first polysilicon line 210 is disposed in the non-display region 200 along the top of the second direction, and at least two of the second sub-polysilicon layers 132 are connected to the same first polysilicon line 210, so as to increase the length of the second sub-polysilicon layer 132 in the second display region 120, thereby improving the charge absorption capability of the second sub-polysilicon layer 132, so as to balance the charge density of the polysilicon layers with different rows and lengths, and further improve the display uniformity of the display device.
The second sub-polysilicon layer 132 and the first polysilicon connection line 210 can be connected by a connection line 500. The first polysilicon connecting line 210 is a polysilicon connecting line, so that the material of the first polysilicon connecting line 210 is the same as that of the polysilicon layer 130, the compatibility between the first polysilicon connecting line and the polysilicon layer can be ensured, and the charge density of the polysilicon layers with different columns and different lengths can be better balanced. In addition, the connection line 500 may also be a polysilicon connection line.
In this embodiment, the number of the first polysilicon lines 210 may be multiple, that is, the second sub-polysilicon layers 132 may be divided into multiple groups, and each group of the second sub-polysilicon layers 132 is connected to one of the first polysilicon lines 210, so that the sum of the lengths of the second sub-polysilicon layers 132 connected to one first polysilicon line 210 is substantially equal to the length of the polysilicon layer 130, so as to balance the difference of the charge absorption capacities of the polysilicon layers with different lengths, wherein the charge absorption capacity may be understood as the amount of charge absorbed by the polysilicon layers.
In addition, the shape of the first poly link 210 can be chosen in various ways, such as a straight line, a curved line, or a broken line, and when the first poly link is a broken line or a curved line, the amount of charge absorbed on the first poly link 210 can be increased.
The embodiment of the invention provides a display panel, wherein at least one first polysilicon connecting line 210 is arranged in a non-display area 200, and the first polysilicon connecting line 210 is utilized to realize the connection between at least two second sub-polysilicon layers 132, so as to increase the length of the second sub-polysilicon layer 132 positioned at the top of a functional area 121, improve the charge absorption capacity of the second sub-polysilicon layer 132, and further ensure the display uniformity of the display panel.
In one possible embodiment, the length of the first sub-polysilicon layer 131 in the first display region 110 is L; the sum of the lengths of the second sub-poly layers 132 connected by the same first poly link line 210 is between 0.75L and 1.25L. When there are a plurality of first polysilicon connecting lines 210, the number of the second sub-polysilicon layers 132 connected to each first polysilicon connecting line 210 may be designed according to the length of each second sub-polysilicon layer 132, as long as the length of at least two second sub-polysilicon layers 132 connected to the first polysilicon connecting line 210 is ensured to be similar to the length of the first sub-polysilicon layer 131 in the first display region 110. In the present embodiment, the length is similar, which means that the sum of the lengths of at least two second sub-polysilicon layers 132 connected to the same first polysilicon connection line 210 is between 0.75L and 1.25L, where L is the length of the first sub-polysilicon layer 131 along the second direction.
Taking the orientation of fig. 1 as an example, the first poly link 210 located at the leftmost side may be connected to two second sub-poly layers 132, the second first poly link 210 and the third first poly link 210 may be connected to four second sub-poly layers 132, and the fourth first poly link 210 located at the rightmost side may be connected to two second sub-poly layers 132. However, the number of the first polysilicon lines 210 in the present embodiment is not limited to the above description, and may be other numbers.
In one possible embodiment, the first polysilicon line 210 is located in the non-display area 200 along the top of the second direction; the first sub-polysilicon layer 131 and the second sub-polysilicon layer 132 are connected to the same first polysilicon line 210.
Referring to fig. 3 and 4, the first polysilicon line 210 is located in the non-display region 200 along the top of the second direction, so that the distance between the first polysilicon line 210 and the first row of polysilicon units 134 in the second sub-polysilicon layer 132 can be reduced, and the first row of polysilicon units 134 can be conveniently connected to the first polysilicon line 210.
All the first sub-polysilicon layers 131 in the first display region 110 and all the second sub-polysilicon layers 132 in the second display region 120 are all connected to the first polysilicon connection line, and the second sub-polysilicon layers 132 are connected to the first sub-polysilicon layers 131 in the first display region 110 as a whole, so that the second sub-polysilicon layers 132 and the first sub-polysilicon layers 131 in the first display region 110 have the same ability of absorbing charges, thereby ensuring the uniformity of the display panel.
The shape of the first polysilicon connecting line 210 can be selected in many ways, for example, as shown in fig. 3, the first polysilicon connecting line 210 can include a straight connecting segment extending along a first direction, in this embodiment, the first polysilicon connecting line 210 is designed to be a straight line, which is convenient for the first polysilicon connecting line 210 to be prepared and processed, and saves the manufacturing time.
For another example, as shown in fig. 4, the first polysilicon line 210 may also be a broken line, that is, the first polysilicon line 210 includes a plurality of groups of sequentially connected bent lines, each group of bent lines includes a first connection segment 2110, a second connection segment 2120, a third connection segment 2130 and a fourth connection segment 2140, which are sequentially connected, the first connection segment 2110 and the third connection segment 2130 extend along a first direction, the second connection segment 2120 extends along a second direction, and the fourth connection segment 2140 extends along a direction opposite to the second direction.
In this embodiment, the positive direction of the second direction refers to a direction from the top of the display panel to the bottom of the display panel; the reverse of the second direction refers to a direction from the bottom of the display panel to the top of the display panel.
In the present embodiment, the first polysilicon line 210 in the form of a broken line is adopted, so that the coverage area of the first polysilicon line 210 is increased, the amount of charges absorbed on the first polysilicon line 210 can be increased, and further, the charge density of the second sub-polysilicon layer 132 can be increased.
In one possible embodiment, a second polysilicon line 220 is disposed in the non-display area 200 along the bottom of the second direction; the first sub-polysilicon layer 131 and the third sub-polysilicon layer 133 are connected to the same second polysilicon line 220.
As shown in fig. 5, a second polysilicon line 220 is also disposed in the non-display area 200 below the display area 100, and the second polysilicon line 220 is used to connect a plurality of third sub-polysilicon layers 133, so that all the polysilicon layers 130 in the entire display panel are connected into a whole, and the display uniformity and the electrical characteristic uniformity of the display panel are further ensured.
The arrangement and structure of the second polysilicon line 220 are the same as those of the first polysilicon line 210, and thus the present embodiment is not repeated.
As shown in fig. 2, each polysilicon layer 130 may include a plurality of polysilicon cells 134 arranged in the second direction, that is, each column of polysilicon layer 130 includes a plurality of rows of polysilicon cells 134.
The polysilicon cell 134 at the top end along the second direction in the first sub-polysilicon layer 131 is connected to the first polysilicon connection line 210; the polysilicon unit 134 at the top end of the second sub-polysilicon layer 132 along the second direction is connected to the first polysilicon connection line 210, so that the first sub-polysilicon layer 131 in the first display region 110 and the second sub-polysilicon layer 132 in the second display region 120 are all connected to the first polysilicon connection line 210, the charge absorption capacity of the second sub-polysilicon layer 132 and the first sub-polysilicon layer 131 in the first display region 110 is consistent, and the uniformity of the display panel is further ensured. The polysilicon cell 134 may be a polysilicon pattern of a polysilicon thin film transistor.
In addition, the polysilicon cell 134 at the bottom end of the first sub-polysilicon layer 131 in the second direction may also be connected to the second polysilicon connection line 220, and the polysilicon cell 134 at the bottom end of the third sub-polysilicon layer 133 in the second direction is also connected to the second polysilicon connection line 220, so that all the polysilicon layers 130 in the whole display area 100 are connected into a whole, and the display uniformity and the electrical characteristic uniformity of the display panel are further ensured.
In a possible embodiment, a control unit is further disposed in the non-display area 200, and the control unit is connected to the first polysilicon connecting line 210 and is configured to control the connection and disconnection between the first polysilicon connecting line 210 and the uppermost one of the polysilicon units 134 of each of the polysilicon layers 130.
Since the difference of the absorbed charge amount of the polysilicon layer 130 is only influenced by the manufacturing process of the polysilicon layer 130, as long as the consistency of the absorbed charge amount of the polysilicon layer 130 is ensured in the manufacturing process, the characteristic can be retained in the display panel, and the display uniformity of the display panel is further ensured.
In order to prevent the first polysilicon line 210 from affecting the normal operation of the display panel when the display panel normally emits light, a control unit is disposed in the non-display region 200 to control the on/off between the first polysilicon line 210 and the uppermost polysilicon cell 134 of each polysilicon layer 130.
Referring to fig. 6, since the first polysilicon line 210 is connected to each of the uppermost polysilicon units 134 in the display area 100, when the display panel normally emits light, the first polysilicon line 210 is connected to the circuit of the polysilicon layer 130 as a capacitor, so that, on one hand, a current shunting phenomenon exists, which reduces the driving voltage on the uppermost polysilicon unit 134 of each polysilicon layer 130, and finally affects the light emission of the pixel unit connected to the polysilicon unit 134, which reduces the brightness of the pixel unit, thereby affecting the uniformity of the light emission brightness of the entire display panel. On the other hand, the first polysilicon line 210 connects the uppermost one of the polysilicon cells 134 of each of the polysilicon layers 130, and when power is supplied to one of the polysilicon cells 134, the remaining polysilicon cells 134 will also operate in the same state, which affects the normal use of the display panel.
Therefore, a control unit is disposed in the non-display region 200, and the control unit is configured to control on/off between the first polysilicon connection line 210 and the first row of polysilicon units 134 of each polysilicon layer 130, and when the display panel normally emits light, the connection between the first polysilicon connection line 210 and the uppermost polysilicon unit 134 of each polysilicon layer 130 is disconnected, so as to avoid a current shunting phenomenon, and ensure light emission uniformity of the display panel.
As an alternative embodiment of the control unit, the control unit includes a control switch 300, a layer of the control switch 300 is different from a layer of the first polysilicon line 210, and the control switch 300 is connected to the first polysilicon line 210.
When the thin film transistor is an NPN type and the display panel is normally used, a high voltage is provided through the thin film transistor to turn off the control switch 300, so that the first row of polysilicon units of each polysilicon layer 130 is still in an individual control state, thereby ensuring normal use of the display panel. It can be understood that the layer where the control switch 300 is located is different from the layer where the first polysilicon line 210 is located, and the layer where the control switch 300 is located above the layer where the first polysilicon line 210 is located along the vertical direction.
As another alternative embodiment of the control unit, the control unit includes a plurality of auxiliary driving units 400, and one end of each auxiliary driving unit 400 is connected to the first polysilicon line 210, and the other end is connected to the topmost polysilicon cell 134 in the second direction in one of the polysilicon layers 130, so as to control the on/off between the first polysilicon line 210 and the topmost polysilicon cell 134 in the second direction in each of the polysilicon layers 130.
Referring to fig. 7 and 8, specifically, the auxiliary driving unit 400 may be a gate of a driving element, and the gate 410 of the driving element is used as a control terminal to control on/off between the first polysilicon connection line 210 and the polysilicon unit 134 at the topmost end of each polysilicon layer 130 along the second direction, so as to increase the stability of the whole control unit, thereby ensuring the stability of the display panel, and meanwhile, the auxiliary driving unit has the advantages of simple manufacturing and cost saving.
An embodiment of the present invention further provides a display device, which includes the display panel in any of the above embodiments, where the display device in the embodiment of the present invention may be a mobile phone, a tablet computer, or a notebook computer.
In the display device of the embodiment of the invention, the first polysilicon connecting line 210 and the second polysilicon connecting line 220 are disposed in the non-display region 200, so that the length of the second sub-polysilicon layer 132 located at the top of the functional region 121 and the length of the third sub-polysilicon layer 133 located at the lower portion of the functional region 121 can be increased, the charge absorption capability of the second sub-polysilicon layer 132 and the third sub-polysilicon layer 133 can be improved, and the display uniformity of the display panel can be further ensured.
Finally, it should be noted that: the above embodiments are only used to illustrate the technical solution of the present invention, and not to limit the same; while the invention has been described in detail and with reference to the foregoing embodiments, it will be understood by those skilled in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some or all of the technical features may be equivalently replaced; and the modifications or the substitutions do not make the essence of the corresponding technical solutions depart from the scope of the technical solutions of the embodiments of the present invention.

Claims (10)

1. A display panel is characterized in that the display panel is provided with a display area and a non-display area connected with the display area;
the display area is internally provided with a plurality of polycrystalline silicon layers arranged at intervals along a first direction; the display area comprises a first display area and a second display area;
the polycrystalline silicon layer comprises a first sub polycrystalline silicon layer, a second sub polycrystalline silicon layer and a third sub polycrystalline silicon layer;
the first sub-polycrystalline silicon layer is positioned in the first display area and extends from one end of the display area to the other end of the display area along a second direction;
a functional region is arranged in the second display region, the second sub-polycrystalline silicon layer is positioned in the second display region at the top of the functional region, and the third sub-polycrystalline silicon layer is positioned in the second display region at the bottom of the functional region;
at least one first polycrystalline silicon connecting line is arranged in the non-display area, and at least two of the second sub-polycrystalline silicon layers are connected with the same first polycrystalline silicon connecting line.
2. The display panel according to claim 1,
taking the size along the second direction as the length, and taking the length of the first sub-polysilicon layer in the first display area as L;
the sum of the lengths of the second sub-polysilicon layers connected with the same first polysilicon connecting line is between 0.75L and 1.25L.
3. The display panel according to claim 1, wherein the first polysilicon line is located in the non-display region at the top in the second direction;
the first sub-polysilicon layer and the second sub-polysilicon layer are connected with the same first polysilicon connecting line.
4. The display panel according to claim 3, wherein a second polysilicon line is provided in the non-display region along the bottom of the second direction;
and the first sub-polycrystalline silicon layer and the third sub-polycrystalline silicon layer are connected with the same second polycrystalline silicon connecting line.
5. The display panel according to any one of claims 1 to 4, wherein the first polysilicon connecting line comprises a straight connecting section extending in a first direction;
or, the first polysilicon connecting line comprises a plurality of groups of bending connecting lines which are connected in sequence, each group of the bending connecting lines comprises a first connecting section, a second connecting section, a third connecting section and a fourth connecting section which are connected in sequence, the first connecting section and the third connecting section extend in the first direction, the second connecting section extends in the second direction, and the fourth connecting section extends in the reverse direction of the second direction.
6. The display panel according to any one of claims 1 to 4,
each polysilicon layer is provided with a plurality of polysilicon units arranged along a second direction;
the polysilicon unit at the topmost end of the first sub-polysilicon layer along the second direction is connected with the first polysilicon connecting line;
and the polysilicon unit at the topmost end of the second sub-polysilicon layer along the second direction is connected with the first polysilicon connecting line.
7. The display panel according to claim 6, wherein a control unit is further disposed in the non-display region, and the control unit is connected to the first polysilicon connecting line and configured to control connection and disconnection between the first polysilicon connecting line and an uppermost polysilicon unit of each of the polysilicon layers.
8. The display panel according to claim 7, wherein the control unit comprises a control switch, a layer where the control switch is located and a layer where the first polysilicon connecting line is located are different layers, and the control switch is connected to the first polysilicon connecting line.
9. The display panel according to claim 7, wherein the control unit comprises a plurality of auxiliary driving units, one end of each of the auxiliary driving units is connected to the first polysilicon connecting line, and the other end of each of the auxiliary driving units is connected to a polysilicon cell at the top end of one of the polysilicon layers along the second direction, so as to control on/off between the first polysilicon connecting line and the polysilicon cell at the top end of each of the polysilicon layers along the second direction.
10. A display device characterized by comprising the display panel according to any one of claims 1 to 9.
CN202010291341.4A 2020-04-14 2020-04-14 Display panel and display device Active CN111834409B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010291341.4A CN111834409B (en) 2020-04-14 2020-04-14 Display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010291341.4A CN111834409B (en) 2020-04-14 2020-04-14 Display panel and display device

Publications (2)

Publication Number Publication Date
CN111834409A true CN111834409A (en) 2020-10-27
CN111834409B CN111834409B (en) 2022-07-22

Family

ID=72913836

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010291341.4A Active CN111834409B (en) 2020-04-14 2020-04-14 Display panel and display device

Country Status (1)

Country Link
CN (1) CN111834409B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107611142A (en) * 2017-09-11 2018-01-19 上海天马有机发光显示技术有限公司 Display panel and display device
CN107610636A (en) * 2017-10-30 2018-01-19 武汉天马微电子有限公司 A kind of display panel and display device
CN108010947A (en) * 2017-11-29 2018-05-08 上海天马有机发光显示技术有限公司 A kind of organic electroluminescence display panel and organic light-emitting display device
CN108646486A (en) * 2018-05-04 2018-10-12 昆山国显光电有限公司 Display panel and display device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107611142A (en) * 2017-09-11 2018-01-19 上海天马有机发光显示技术有限公司 Display panel and display device
CN107610636A (en) * 2017-10-30 2018-01-19 武汉天马微电子有限公司 A kind of display panel and display device
CN108010947A (en) * 2017-11-29 2018-05-08 上海天马有机发光显示技术有限公司 A kind of organic electroluminescence display panel and organic light-emitting display device
CN108646486A (en) * 2018-05-04 2018-10-12 昆山国显光电有限公司 Display panel and display device

Also Published As

Publication number Publication date
CN111834409B (en) 2022-07-22

Similar Documents

Publication Publication Date Title
CN109524445B (en) Display panel and display device
CN112151696B (en) Display panel and display device
CN114023801A (en) Display substrate, manufacturing method thereof and display device
CN114497151A (en) Display panel
CN109935622B (en) Array substrate, display panel, display device and manufacturing method of array substrate
CN110931515B (en) Array substrate, display panel and display device
CN207303105U (en) Display panel and terminal
CN109638060B (en) Array substrate and flexible display panel
CN114830221A (en) Display panel and display device
US11910665B2 (en) Array substrate and display device
CN111916488A (en) Display substrate and display device
CN215266306U (en) Display panel and display device
US20240057421A1 (en) Array base plate, display panel and display apparatus
US20240074257A1 (en) Display panel and electronic device
CN111834409B (en) Display panel and display device
CN113410278B (en) Display device and display equipment
CN112837618B (en) Display panel and display device
CN110265435B (en) Display panel and display device
US11404009B2 (en) Array substrate and display device
US11937470B2 (en) Array substrate and display device
CN212257402U (en) Display substrate and display device
CN114649394A (en) Display panel and display device
CN110969934B (en) Array substrate and display panel
CN115101010A (en) Display panel and display device
CN117453059A (en) Array substrate and display panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant