CN111816124B - Driving circuit, display device and detection method using time sequence controller - Google Patents

Driving circuit, display device and detection method using time sequence controller Download PDF

Info

Publication number
CN111816124B
CN111816124B CN202010791007.5A CN202010791007A CN111816124B CN 111816124 B CN111816124 B CN 111816124B CN 202010791007 A CN202010791007 A CN 202010791007A CN 111816124 B CN111816124 B CN 111816124B
Authority
CN
China
Prior art keywords
switch
pair
pins
output
chip pins
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010791007.5A
Other languages
Chinese (zh)
Other versions
CN111816124A (en
Inventor
汤立君
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hefei Yisiwei Computing Technology Co ltd
Original Assignee
Hefei Eswin IC Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hefei Eswin IC Technology Co Ltd filed Critical Hefei Eswin IC Technology Co Ltd
Priority to CN202010791007.5A priority Critical patent/CN111816124B/en
Publication of CN111816124A publication Critical patent/CN111816124A/en
Application granted granted Critical
Publication of CN111816124B publication Critical patent/CN111816124B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/006Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3648Control of matrices with row and column drivers using an active matrix

Abstract

The invention provides a driving circuit, a display device and a detection method using a time schedule controller, wherein the driving circuit comprises: each pair of chip pins comprises an input pin and an output pin, each pair of chip pins forms a passage through a pair of connected panel pins on the display panel after the driving circuit is bound with the display panel through a COF, and N is a positive integer greater than or equal to 1; a detection circuit, comprising: the detection signal generator is connected with the input pins of at least one pair of chip pins in the N pairs of chip pins and is used for loading detection signals to the input pins connected with the detection signal generator; and the output node is directly connected with the output pin of at least one pair of chip pins in the N pairs of chip pins or indirectly connected with the output pin through the detection circuit. The binding state of the display panel is rapidly and accurately detected.

Description

Driving circuit, display device and detection method using time sequence controller
Technical Field
The present invention relates to the field of electronic circuits, and more particularly, to a driving circuit, a display device and a detection method using a timing controller.
Background
Chip On Film (COF) is a die-On-Film that secures a Chip (IC) to a flexible circuit board (FPC), among many displays: LCD, OLED, etc., all use chips of such packaging technology. Such a chip is used as a Source Driver (Source Driver) and a Gate Driver (Gate Driver) for display driving in many cases. In the driving circuit, one end of a COF is connected to the chip and is responsible for receiving signals transmitted by the chip, and the other end of the COF is connected with a display Panel (Panel) and is used for transmitting signals output by the IC to the Panel and driving the display Panel to display.
The chip is bound to a display Panel (Panel) through a COF (chip on film), and if the binding is abnormal, various display defects of the display Panel can be caused. The factory generally screens and binds the problem, judge through the subjective picture abnormal situation at first, then check out the abnormal point through the mirror. The process has great defects and missed detection risks, so that abnormal conditions such as screen blackness and the like occur.
Disclosure of Invention
The embodiment of the invention provides a driving circuit, a display device and a detection method by utilizing a time schedule controller, which are used for solving the problem that when the driving circuit is bound to a display Panel (Panel) through a Chip On Film (COF), the binding condition of the display Panel cannot be quickly and accurately detected.
In order to solve the above problems, the present invention is realized by:
in a first aspect, an embodiment of the present invention provides a driving circuit, including:
each pair of chip pins comprises an input pin and an output pin, each pair of chip pins forms a passage through a pair of connected panel pins on the display panel after the driving circuit is bound with the display panel through a COF, and N is a positive integer greater than or equal to 1;
a detection circuit, comprising: the detection signal generator is connected with the input pins of at least one pair of chip pins in the N pairs of chip pins and is used for loading detection signals to the input pins connected with the detection signal generator;
and the output node is directly connected with the output pin of at least one pair of chip pins in the N pairs of chip pins or indirectly connected with the output pin through the detection circuit.
Optionally, the first end of the logic controller is connected to the output node, the second end of the logic controller is connected to the detection signal generator, and the third end of the logic controller is connected to the output pin of at least one of the N pairs of chip pins, and is configured to receive an output signal output by the output pin connected to the logic controller, compare the output signal with a preset signal, and output a detection result used for indicating whether the binding is good or bad to the output node according to a comparison result.
Optionally, two pairs of chip pins; the detection circuit further includes: the analog-to-digital converter comprises a first switch, a second switch, a third switch, a fourth switch, a fifth switch and an analog-to-digital converter;
one end of the first switch is connected with the detection signal generator, and the other end of the first switch is connected with an input pin of the first pair of chip pins;
one end of the second switch is connected with the detection signal generator, and the other end of the second switch is connected with a node B;
one end of the third switch is connected with the analog-to-digital converter, and the other end of the third switch is connected with a node A;
one end of the fourth switch is connected with the node A, and the other end of the fourth switch is connected with the node B;
one end of the fifth switch is connected with the analog-to-digital converter, and the other end of the fifth switch is connected with an output pin in the second pair of chip pins;
an input pin of the first pair of chip pins is connected with the first switch, and an output pin of the first pair of chip pins is connected with the node A;
and an input pin of the second pair of chip pins is connected with the node B, and an output pin of the second pair of chip pins is connected with the fifth switch.
Optionally, the logic controller is further configured to control the detection generator to be turned on after receiving the detection instruction, and control the first switch, the second switch, the third switch, the fourth switch, and the fifth switch to be turned on or off according to a configured working mode;
the operating mode includes at least one of: the first switch, the fourth switch and the fifth switch are controlled to be opened and closed under the first working mode, and the first switch, the second switch, the third switch and the fifth switch are controlled to be opened and closed under the second working mode.
Optionally, an input pin of the first pair of chip pins is disposed at a first end of a binding pin of the driving circuit, and an output pin of the first pair of chip pins is disposed in a middle of the binding pin of the driving circuit;
an input pin of the second pair of chip pins is arranged in the second middle of the binding pin of the driving circuit, and an output pin of the second pair of chip pins is arranged at the second end of the binding pin of the driving circuit.
Optionally, if the display panel includes a pair of panel pins, the pair of panel pins are respectively distributed at two ends of the binding pin;
and the logic controller is further used for controlling the detection generator to be started and controlling the first switch and the fifth switch to be started after receiving the detection instruction.
In a second aspect, an embodiment of the present invention provides a display device, including:
a display panel, a COF, and the driving circuit according to any one of the first aspect, the driving circuit being bound to the display panel via the COF, the display panel including: n pairs of connected panel pins.
In a third aspect, an embodiment of the present invention provides a detection method using a timing controller, applied to the display device according to the second aspect, the method including:
the time schedule controller sends a detection instruction;
after receiving the detection instruction, controlling a detection signal generator to input a detection signal to an input pin of at least one pair of chip pins in the N pairs of chip pins;
and receiving output signals output by the output pins of at least one pair of chip pins in the N pairs of chip pins, and judging whether the bonding between the driving circuit and the display panel is good or not according to the output signals.
Optionally, determining whether the bonding between the driving circuit and the display panel is good or not according to the output signal includes: comparing the output signal with a preset signal; and judging whether the binding between the driving circuit and the display panel is good or not according to the comparison result.
Optionally, the driving circuit according to the first aspect is applied;
after receiving the detection instruction, the method further comprises the following steps:
controlling the first switch, the second switch, the third switch, the fourth switch and the fifth switch to be turned on or off according to the configured working mode;
the operating mode includes at least one of: the first switch, the fourth switch and the fifth switch are controlled to be opened and closed under the first working mode, and the first switch, the second switch, the third switch and the fifth switch are controlled to be opened and closed under the second working mode.
In a fourth aspect, there is provided an electronic device comprising a processor, a memory, and a program or instructions stored on the memory and executable on the processor, the program or instructions, when executed by the processor, implementing the steps of the detection method using the timing controller according to any one of the third aspect.
In a fifth aspect, there is provided a readable storage medium on which a program or instructions are stored, the program or instructions, when executed by a processor, implementing the steps of the detection method using the timing controller according to any one of the third aspect.
In the embodiment of the invention, the detection circuit is arranged on the driving circuit, the driving circuit completes detection inside and outputs a detection judgment result, the detection missing risk is reduced, and the binding condition of the display panel is quickly and accurately detected.
Drawings
Various other advantages and benefits will become apparent to those of ordinary skill in the art upon reading the following detailed description of the preferred embodiments. The drawings are only for purposes of illustrating the preferred embodiments and are not to be construed as limiting the invention. Also, like reference numerals are used to refer to like parts throughout the drawings. In the drawings:
fig. 1 is a schematic diagram of a driving circuit according to an embodiment of the present invention;
fig. 2 is a schematic diagram of an application circuit structure of a driving circuit according to an embodiment of the present invention;
fig. 3 is a schematic diagram of an application circuit structure of a driving circuit according to another embodiment of the present invention;
fig. 4 is a schematic structural diagram of a display device according to an embodiment of the present invention;
fig. 5 is a schematic circuit diagram of a display device according to an embodiment of the present invention;
FIG. 6 is a flowchart illustrating a detection method using a timing controller according to an embodiment of the present invention;
fig. 7 is a schematic structural diagram of an electronic device according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the drawings of the embodiments of the present invention. It is to be understood that the embodiments described are only a few embodiments of the present invention, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the described embodiments of the invention, are within the scope of the invention.
Unless defined otherwise, technical or scientific terms used herein shall have the ordinary meaning as understood by one of ordinary skill in the art to which this invention belongs. The use of "first," "second," and similar terms in the present application do not denote any order, quantity, or importance, but rather the terms are used to distinguish one element from another. The terms "connected" or "coupled" and the like are not restricted to physical or mechanical connections, but may include electrical connections, whether direct or indirect. "upper", "lower", "left", "right", and the like are used merely to indicate relative positional relationships, and when the absolute position of the object being described is changed, the relative positional relationships are changed accordingly.
Referring to fig. 1 to fig. 3, an embodiment of the invention provides a driving circuit, including:
each pair of chip pins 11 comprises an input pin and an output pin, each pair of chip pins forms a path through a pair of connected panel pins on the display panel after the driving circuit is bound with the display panel through a COF, and N is a positive integer greater than or equal to 1;
a detection circuit 12, comprising: a detection signal generator 121 connected to an input pin of at least one of the N pairs of chip pins, and configured to load a detection signal to the input pin connected thereto;
and the output node 13 is directly connected with the output pin of at least one pair of chip pins in the N pairs of chip pins or indirectly connected with the output pin through the detection circuit.
In the embodiment of the invention, the detection circuit is arranged on the driving circuit, the detection is completed in the driving circuit, and the detection judgment result is output, so that the detection missing risk is reduced.
In this embodiment of the present invention, optionally, the detection circuit 12 further includes:
and a logic controller 122, having a first end connected to the output node, a second end connected to the detection signal generator 121, and a third end connected to an output pin of at least one of the N pairs of chip pins, and configured to receive an output signal output by the output pin connected to the logic controller, compare the output signal with a preset signal, and output a detection result indicating whether the binding is good or bad to the output node according to a comparison result.
Referring to fig. 2, in the embodiment of the present invention, optionally, two pairs of chip pins; the two pairs of chip pins include: an input pin PBDL _ TX of the first pair of chip pins and an output pin PBDM1 of the first pair of chip pins; an input pin PBDM2 of the second pair of chip pins and an output pin PBDR _ RX of the second pair of chip pins, the detection circuit further comprising: a first switch PBD _ L, a second switch DC _ PBDM2, a third switch PBD _ M1, a fourth switch PBD _ M2, a fifth switch PBD _ R, and an analog-to-digital converter 123;
one end of the first switch PBD _ L is connected to the detection signal generator 121, and the other end of the first switch PBD _ L is connected to an input pin PBDL _ TX of the first pair of chip pins;
the second switch DC _ PBDM2 has one end connected to the detection signal generator 121 and the other end connected to a node B;
one end of the third switch PBD _ M1 is connected to the analog-to-digital converter 123, and the other end is connected to the node a;
one end of the fourth switch PBD _ M2 is connected to the node a, and the other end is connected to the node B;
one end of the fifth switch PBD _ R is connected to the analog-to-digital converter 123, and the other end of the fifth switch PBD _ R is connected to an output pin PBDR _ RX of the second pair of chip pins;
an input pin PBDL _ TX in the first pair of chip pins is connected with the first switch PBD _ L, and an output pin PBDM1 is connected with the node A;
an input pin PBDM2 of the second pair of chip pins is connected with the node B, and an output pin PBDR _ RX is connected with the fifth switch PBD _ R.
In this embodiment of the present invention, optionally, the logic controller 122 is further configured to control the detection generator to be turned on after receiving the detection instruction, and control the first switch PBD _ L, the second switch DC _ PBDM2, the third switch PBD _ M1, the fourth switch PBD _ M2, and the fifth switch PBD _ R to be turned on or off according to the configured operating mode;
the operating mode includes at least one of: the first switch PBD _ L, the fourth switch PBD _ M2 and the fifth switch PBD _ R are controlled to be turned on, the second switch DC _ PBDM2 and the third switch PBD _ M1 are controlled to be turned off, and the first switch PBD _ L, the second switch DC _ PBDM2, the third switch PBD _ M1 and the fifth switch PBD _ R are controlled to be turned on, and the fourth switch PBD _ M2 is controlled to be turned off.
Referring to fig. 2, in the embodiment of the present invention, optionally, an input pin of the first pair of chip pins is disposed at a first end of a bonding pin of the driving circuit, and an output pin of the first pair of chip pins is disposed in a middle of the bonding pin of the driving circuit;
an input pin of the second pair of chip pins is arranged in the second middle of the binding pin of the driving circuit, and an output pin of the second pair of chip pins is arranged at the second end of the binding pin of the driving circuit.
In the embodiment of the invention, the connection method is provided with two modes, namely a first working mode: the first switch PBD _ L, the fourth switch PBD _ M2 and the fifth switch PBD _ R are set to be turned on at a high level, and the second switch DC _ PBDM2 and the third switch PBD _ M1 are set to be turned off at a low level for testing the left, middle and right overall line conditions of the COF; a second working mode: the first switch PBD _ L, the second switch DC _ PBDM2, the third switch PBD _ M1 and the fifth switch PBD _ R are set to be turned on at a high level, and the fourth switch PBD _ M2 is set to be turned off at a low level, so as to test the line conditions of the middle left line, the middle right line and the right line respectively.
Referring to fig. 3, in the embodiment of the present invention, optionally, if the display panel includes a pair of panel pins, and the pair of panel pins are respectively distributed at two ends of the binding pin;
the logic controller 122 is further configured to control the detection generator to be turned on after receiving the detection instruction, and control the first switch PBD _ L and the fifth switch PBD _ R to be turned on.
In the embodiment of the invention, the connection method is used for directly detecting the conditions of the left line and the right line, and the connection mode is mainly designed according to the line saving requirement of a client.
In the embodiment of the invention, the selection of the line connection method is mainly based on the distribution condition of panel pins on the display panel to be tested.
In the embodiment of the present invention, the output pin of at least one of the N pairs of chip pins may be directly connected to the output node, and the determination result is directly output without logic processing, but the voltage condition is output, and the detection result is artificially determined.
In the embodiment of the invention, the impedance of a connecting circuit between the driving circuit and the display Panel can cause the voltage drop of a receiving end by issuing a test instruction to the driving circuit, and the driving circuit judges the binding quality by comparing the relation between the output voltage and the preset voltage range, thereby solving the problem that the binding condition of the display Panel cannot be quickly and accurately detected when a source electrode is driven to be bound to the display Panel (Panel) through a Chip On Film (COF).
Referring to fig. 4 and 5, an embodiment of the invention provides a display device, including a display panel, a COF, and the driving circuit in any of the above embodiments, the driving circuit being bound to the display panel through the COF, the display panel including: n pairs of connected panel pins. The TCON Board is a logic Board and is used for driving the display panel to display images; the X Board is used to provide power and signals to the COF.
Referring to fig. 6, an embodiment of the present invention provides a detection method using a timing controller, applied to the display device, including:
step 61: the time schedule controller sends a detection instruction;
step 62: after receiving the detection instruction, controlling a detection signal generator to input a detection signal to an input pin of at least one pair of chip pins in the N pairs of chip pins;
and step 63: and receiving output signals output by the output pins of at least one pair of chip pins in the N pairs of chip pins, and judging whether the bonding between the driving circuit and the display panel is good or not according to the output signals.
In the embodiment of the invention, the detection circuit is arranged on the driving circuit, the detection is completed in the driving circuit, and the detection judgment result is output, so that the detection missing risk is reduced.
In this embodiment of the present invention, optionally, the determining whether the bonding between the driving circuit and the display panel is good or bad according to the output signal includes:
comparing the output signal with a preset signal;
and judging whether the binding between the driving circuit and the display panel is good or not according to the comparison result.
In the embodiment of the invention, the detection result can be directly output through the logic controller, or the output pins of at least one pair of chip pins in the N pairs of chip pins can be directly connected with the output node, and the judgment result is directly output without logic processing, but the voltage condition is output, and the detection result is artificially judged.
In this embodiment of the present invention, optionally, after receiving the detection instruction, the method further includes:
controlling the first switch, the second switch, the third switch, the fourth switch and the fifth switch to be turned on or off according to the configured working mode;
the operating mode includes at least one of: the first switch, the fourth switch and the fifth switch are controlled to be opened and closed under the first working mode, and the first switch, the second switch, the third switch and the fifth switch are controlled to be opened and closed under the second working mode.
In the embodiment of the present invention, the two working modes are respectively a first working mode: the first switch, the fourth switch and the fifth switch are set to be on at a high level, and the second switch and the third switch are set to be off at a low level and are used for testing the conditions of the left, middle and right whole lines of the COF; a second working mode: the first switch, the second switch, the third switch and the fifth switch are set to be on at a high level, and the fourth switch is set to be off at a low level and is used for testing the conditions of the left, middle and right lines respectively.
In the embodiment of the invention, the impedance of a connecting circuit between the driving circuit and the display Panel can cause the voltage drop of a receiving end by issuing a test instruction to the driving circuit, and the driving circuit judges the binding quality by comparing the relation between the output voltage and the preset voltage range, thereby solving the problem that the binding condition of the display Panel cannot be quickly and accurately detected when a source electrode is driven to be bound to the display Panel (Panel) through a Chip On Film (COF).
Referring to fig. 7, an embodiment of the present invention further provides an electronic device 70, which includes a processor 71, a memory 72, and a program or an instruction stored in the memory 72 and executable on the processor 71, where the program or the instruction is executed by the processor 71 to implement the processes of the above-mentioned embodiment of the detection method using the timing controller, and can achieve the same technical effects, and therefore, the descriptions thereof are omitted here to avoid repetition.
An embodiment of the present invention further provides a readable storage medium, where a program or an instruction is stored on the readable storage medium, and when the program or the instruction is executed by a processor, the program or the instruction implements each process of the above-mentioned embodiment of the detection method using a timing controller, and can achieve the same technical effect, and in order to avoid repetition, details are not repeated here.
It should be noted that, in this document, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element. Further, it should be noted that the scope of the methods and apparatus of embodiments of the present invention is not limited to performing functions in the order illustrated or discussed, but may include performing functions in a substantially simultaneous manner or in a reverse order based on the functions involved, e.g., the methods described may be performed in an order different than that described, and various steps may be added, omitted, or combined. In addition, features described with reference to certain examples may be combined in other examples.
Through the above description of the embodiments, those skilled in the art will clearly understand that the method of the above embodiments can be implemented by software plus a necessary general hardware platform, and certainly can also be implemented by hardware, but in many cases, the former is a better implementation manner. Based on such understanding, the technical solutions of the present invention may be embodied in the form of a software product, which is stored in a storage medium (such as ROM/RAM, magnetic disk, optical disk) and includes instructions for enabling a terminal (such as a mobile phone, a computer, a server, an air conditioner, or a network device) to execute the method according to the embodiments of the present invention.
While the present invention has been described with reference to the embodiments shown in the drawings, the present invention is not limited to the embodiments, which are illustrative and not restrictive, and it will be apparent to those skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope of the invention as defined in the appended claims.

Claims (9)

1. A driver circuit, comprising:
each pair of chip pins comprises an input pin and an output pin, each pair of chip pins forms a passage through a pair of connected panel pins on the display panel after the driving circuit is bound with the display panel through a COF, and N is 2;
a detection circuit, comprising: the detection signal generator is connected with the input pins of at least one pair of chip pins in the N pairs of chip pins and is used for loading detection signals to the input pins connected with the detection signal generator;
the output node is indirectly connected with the output pin of at least one pair of chip pins in the N pairs of chip pins through the detection circuit;
the detection circuit further includes: the analog-to-digital converter comprises a logic controller, a first switch, a second switch, a third switch, a fourth switch, a fifth switch and an analog-to-digital converter;
the logic controller is connected with the output node at a first end, connected with the detection signal generator at a second end and connected with the first end of the analog-to-digital converter at a third end, and used for receiving output signals output by the output pins of at least one pair of chip pins, comparing the output signals with preset signals and outputting detection results for indicating whether the bonding is good or bad to the output node according to comparison results;
one end of the first switch is connected with the detection signal generator, and the other end of the first switch is connected with an input pin of the first pair of chip pins;
one end of the second switch is connected with the detection signal generator, and the other end of the second switch is connected with a node B;
one end of the third switch is connected with the second end of the analog-to-digital converter, and the other end of the third switch is connected with a node A;
one end of the fourth switch is connected with the node A, and the other end of the fourth switch is connected with the node B;
one end of the fifth switch is connected with the third end of the analog-to-digital converter, and the other end of the fifth switch is connected with an output pin of the second pair of chip pins;
an input pin of the first pair of chip pins is connected with the first switch, and an output pin of the first pair of chip pins is connected with the node A;
and an input pin of the second pair of chip pins is connected with the node B, and an output pin of the second pair of chip pins is connected with the fifth switch.
2. The drive circuit according to claim 1,
the logic controller is further configured to control the detection signal generator to be turned on after receiving the detection instruction, and control the first switch, the second switch, the third switch, the fourth switch, and the fifth switch to be turned on or off according to a configured working mode;
the operating mode includes at least one of: the first switch, the fourth switch and the fifth switch are controlled to be opened and closed under the first working mode, and the first switch, the second switch, the third switch and the fifth switch are controlled to be opened and closed under the second working mode.
3. The drive circuit according to claim 1,
an input pin of the first pair of chip pins is arranged at a first end of a binding pin of the driving circuit, and an output pin of the first pair of chip pins is arranged in the middle of the binding pin of the driving circuit;
an input pin of the second pair of chip pins is arranged in the second middle of the binding pin of the driving circuit, and an output pin of the second pair of chip pins is arranged at the second end of the binding pin of the driving circuit.
4. The driving circuit according to claim 1, wherein if the display panel comprises a pair of panel pins, the pair of panel pins are respectively distributed at two ends of the binding pin;
and the logic controller is further used for controlling the detection signal generator to be started and controlling the first switch and the fifth switch to be started after receiving the detection instruction.
5. A display device comprising a display panel, a COF, and the driving circuit according to any one of claims 1 to 4, the driving circuit being bound to the display panel via the COF, the display panel comprising: n pairs of connected panel pins.
6. A detection method using a timing controller, applied to the display device of claim 5, the method comprising:
the time schedule controller sends a detection instruction;
after receiving the detection instruction, controlling a detection signal generator to input a detection signal to an input pin of at least one pair of chip pins in the N pairs of chip pins;
receiving output signals output by the output pins of at least one pair of chip pins in the N pairs of chip pins, and judging whether the bonding between the driving circuit and the display panel is good or not according to the output signals;
after receiving the detection instruction, the method further comprises the following steps:
controlling the first switch, the second switch, the third switch, the fourth switch and the fifth switch to be turned on or off according to the configured working mode;
the operating mode includes at least one of: the first switch, the fourth switch and the fifth switch are controlled to be opened and closed under the first working mode, and the first switch, the second switch, the third switch and the fifth switch are controlled to be opened and closed under the second working mode.
7. The detecting method using a timing controller of claim 6, wherein the determining whether the bonding of the driving circuit and the display panel is good or bad according to the output signal comprises:
comparing the output signal with a preset signal;
and judging whether the binding between the driving circuit and the display panel is good or not according to the comparison result.
8. An electronic device comprising a processor, a memory, and a program or instructions stored on the memory and executable on the processor, the program or instructions when executed by the processor implementing the steps of the detection method using the timing controller according to any one of claims 6 or 7.
9. A readable storage medium storing thereon a program or instructions which, when executed by a processor, implement the steps of the detection method using the timing controller according to any one of claims 6 or 7.
CN202010791007.5A 2020-08-07 2020-08-07 Driving circuit, display device and detection method using time sequence controller Active CN111816124B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010791007.5A CN111816124B (en) 2020-08-07 2020-08-07 Driving circuit, display device and detection method using time sequence controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010791007.5A CN111816124B (en) 2020-08-07 2020-08-07 Driving circuit, display device and detection method using time sequence controller

Publications (2)

Publication Number Publication Date
CN111816124A CN111816124A (en) 2020-10-23
CN111816124B true CN111816124B (en) 2021-06-04

Family

ID=72864183

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010791007.5A Active CN111816124B (en) 2020-08-07 2020-08-07 Driving circuit, display device and detection method using time sequence controller

Country Status (1)

Country Link
CN (1) CN111816124B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112201188A (en) * 2020-10-28 2021-01-08 南京中电熊猫液晶显示科技有限公司 Display device and automatic detection method for binding of source chip thereof
CN112415367B (en) * 2020-11-25 2023-08-25 北京奕斯伟计算技术股份有限公司 Drive chip abnormality detection method, drive chip abnormality detection device, electronic device and readable storage medium
CN112654119B (en) * 2020-12-22 2022-02-18 北京显芯科技有限公司 LED drive test method, driver, system and electronic equipment
CN113160729B (en) * 2021-03-05 2022-06-14 武汉天马微电子有限公司 Display module, test method thereof and display device

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105632382A (en) * 2016-01-04 2016-06-01 京东方科技集团股份有限公司 Display device and method for detecting binding condition of binding area
CN105788453A (en) * 2016-05-19 2016-07-20 京东方科技集团股份有限公司 Display panel, display device and humidity adjusting method for bonding area of display panel
CN108431935A (en) * 2016-01-05 2018-08-21 华为技术有限公司 System and method for testing chip on glass bonding quality
CN108594017A (en) * 2018-07-02 2018-09-28 京东方科技集团股份有限公司 A kind of bonding impedance detection system and method
KR20180111019A (en) * 2017-03-31 2018-10-11 주식회사 실리콘웍스 Bonding resistance detection circuit and display driving device including the same
KR20190014984A (en) * 2017-08-04 2019-02-13 엘지디스플레이 주식회사 Display device and sensing method for sensing bonding resistance thereof
CN109597780A (en) * 2018-12-03 2019-04-09 华显光电技术(惠州)有限公司 Chip signal cable architecture
CN109872667A (en) * 2019-03-28 2019-06-11 惠科股份有限公司 Signal detection system and display device
CN110444135A (en) * 2019-06-11 2019-11-12 重庆惠科金渝光电科技有限公司 A kind of display device and its detection method and flip chip
CN110675737A (en) * 2019-09-26 2020-01-10 深圳市华星光电技术有限公司 Pixel driving circuit and display panel

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008089819A (en) * 2006-09-29 2008-04-17 Toshiba Matsushita Display Technology Co Ltd Flexible board and display device provided with the flexible board

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105632382A (en) * 2016-01-04 2016-06-01 京东方科技集团股份有限公司 Display device and method for detecting binding condition of binding area
CN108431935A (en) * 2016-01-05 2018-08-21 华为技术有限公司 System and method for testing chip on glass bonding quality
CN105788453A (en) * 2016-05-19 2016-07-20 京东方科技集团股份有限公司 Display panel, display device and humidity adjusting method for bonding area of display panel
KR20180111019A (en) * 2017-03-31 2018-10-11 주식회사 실리콘웍스 Bonding resistance detection circuit and display driving device including the same
KR20190014984A (en) * 2017-08-04 2019-02-13 엘지디스플레이 주식회사 Display device and sensing method for sensing bonding resistance thereof
CN108594017A (en) * 2018-07-02 2018-09-28 京东方科技集团股份有限公司 A kind of bonding impedance detection system and method
CN109597780A (en) * 2018-12-03 2019-04-09 华显光电技术(惠州)有限公司 Chip signal cable architecture
CN109872667A (en) * 2019-03-28 2019-06-11 惠科股份有限公司 Signal detection system and display device
CN110444135A (en) * 2019-06-11 2019-11-12 重庆惠科金渝光电科技有限公司 A kind of display device and its detection method and flip chip
CN110675737A (en) * 2019-09-26 2020-01-10 深圳市华星光电技术有限公司 Pixel driving circuit and display panel

Also Published As

Publication number Publication date
CN111816124A (en) 2020-10-23

Similar Documents

Publication Publication Date Title
CN111816124B (en) Driving circuit, display device and detection method using time sequence controller
US9443456B2 (en) Liquid crystal alignment test apparatus and method
KR100945369B1 (en) Apparatus for testing display and method for testing the same
US7975181B2 (en) Device for testing a function of a display port, and system and method for testing the same
CN107767807B (en) Color spot repairing method and system suitable for CELL procedure
US9424792B2 (en) Test method and test device for line defect of display panel
CN112908239A (en) Debugging system, debugging device and debugging method of display panel
CN101556757A (en) Test circuit of display driving circuit
US7443373B2 (en) Semiconductor device and the method of testing the same
CN113112947B (en) Display device and driving method thereof
US20070043523A1 (en) System and method for inspecting pictures of a liquid crystal display
US6014035A (en) Test system and test method for liquid crystal display device
TW201636977A (en) Display panel, detection circuit, and detection method thereof
CN107146564B (en) Testing device and method for GOA circuit and display
US20140082418A1 (en) Electronic apparatus and method of controlling the same
CN108022546B (en) Signal compensation method, device and system, source electrode driving chip and storage medium
CN109616070A (en) Brightness adjusting method, liquid crystal display panel and the liquid crystal display of liquid crystal display panel
CN113948024A (en) Display panel aging test method and device, display panel and storage medium
CN113948022A (en) Display panel detection method, detection device and storage medium
KR20030095127A (en) Apparatus and method of testing backlight lamps of LCD Module
CN110930912A (en) Detection method and detection circuit of liquid crystal display panel
JP2010002315A (en) Semiconductor testing device and method for testing dc characteristic thereof
US20170004761A1 (en) Sequence controlled timing controller, bridge integrated circuit, and method of driving thereof
US20120120129A1 (en) Display controller driver and method for testing the same
CN110288931A (en) The undesirable detection method of grid line, display panel and readable storage medium storing program for executing

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder
CP01 Change in the name or title of a patent holder

Address after: 230022 2008, Block E, land Plaza, Hefei administrative district, Anhui Province

Patentee after: Hefei Yisiwei Computing Technology Co.,Ltd.

Address before: 230022 2008, Block E, land Plaza, Hefei administrative district, Anhui Province

Patentee before: HEFEI YISIWEI INTEGRATED CIRCUIT Co.,Ltd.