CN111697128A - Method for manufacturing MRAM device - Google Patents
Method for manufacturing MRAM device Download PDFInfo
- Publication number
- CN111697128A CN111697128A CN201910184568.6A CN201910184568A CN111697128A CN 111697128 A CN111697128 A CN 111697128A CN 201910184568 A CN201910184568 A CN 201910184568A CN 111697128 A CN111697128 A CN 111697128A
- Authority
- CN
- China
- Prior art keywords
- layer
- dielectric layer
- depositing
- polishing
- thin film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 37
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 11
- 239000010410 layer Substances 0.000 claims abstract description 148
- 238000005498 polishing Methods 0.000 claims abstract description 68
- 229910052751 metal Inorganic materials 0.000 claims abstract description 62
- 239000002184 metal Substances 0.000 claims abstract description 62
- 239000010409 thin film Substances 0.000 claims abstract description 40
- 238000000151 deposition Methods 0.000 claims abstract description 36
- 230000004888 barrier function Effects 0.000 claims abstract description 33
- 238000005530 etching Methods 0.000 claims abstract description 31
- 239000011241 protective layer Substances 0.000 claims abstract description 27
- 239000010408 film Substances 0.000 claims abstract description 26
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 230000015654 memory Effects 0.000 claims abstract description 20
- 238000003860 storage Methods 0.000 claims abstract description 13
- 238000001259 photo etching Methods 0.000 claims abstract description 11
- 239000000126 substance Substances 0.000 claims abstract description 9
- 239000000463 material Substances 0.000 claims description 13
- 238000001039 wet etching Methods 0.000 claims description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 7
- 229910052681 coesite Inorganic materials 0.000 claims description 6
- 229910052906 cristobalite Inorganic materials 0.000 claims description 6
- 229910052682 stishovite Inorganic materials 0.000 claims description 6
- 229910052905 tridymite Inorganic materials 0.000 claims description 6
- IJGRMHOSHXDMSA-UHFFFAOYSA-N nitrogen Substances N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 5
- 230000005641 tunneling Effects 0.000 claims description 5
- 238000009740 moulding (composite fabrication) Methods 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 4
- 229910052757 nitrogen Inorganic materials 0.000 claims description 3
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 claims 1
- 239000002210 silicon-based material Substances 0.000 claims 1
- 238000002360 preparation method Methods 0.000 abstract description 3
- 238000010586 diagram Methods 0.000 description 21
- 238000000206 photolithography Methods 0.000 description 8
- 230000008021 deposition Effects 0.000 description 7
- 229910004205 SiNX Inorganic materials 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 238000002161 passivation Methods 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 1
- 229910000148 ammonium phosphate Inorganic materials 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000003153 chemical reaction reagent Substances 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 229910052909 inorganic silicate Inorganic materials 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 239000012495 reaction gas Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/10—Magnetoresistive devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/01—Manufacture or treatment
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Hall/Mr Elements (AREA)
- Mram Or Spin Memory Techniques (AREA)
Abstract
The invention provides a preparation method of an MRAM device, which comprises the following steps: providing a substrate, and sequentially depositing a bottom electrode metal layer, a multilayer film of a magnetic tunnel junction and a metal thin film protective layer on the substrate; depositing a dielectric layer on the metal thin film protective layer for the first time; carrying out first photoetching and etching to form a plurality of pre-stored structures with intervals on the substrate; depositing a dielectric layer for the second time; performing second photoetching and etching to form a plurality of storage unit structures on the substrate, and reserving a dielectric layer with the same height as the storage unit structures between two adjacent storage unit structures; depositing a polishing barrier layer; depositing a dielectric layer for the third time; and carrying out chemical mechanical polishing until all polishing barrier layers above the metal film protective layer and above the dielectric layer between the two adjacent memory cell structures are exposed. The invention can improve the control precision of the polishing end point in the CMP manufacture procedure.
Description
Technical Field
The invention relates to the technical field of magnetic memories, in particular to a method for manufacturing an MRAM device.
Background
In recent years, MRAM (Magnetic Random Access Memory) using the magnetoresistive effect of MTJ (Magnetic Tunnel Junction) is considered as a future solid-state nonvolatile Memory, which has the characteristics of high speed read and write, large capacity, and low power consumption.
In the fabrication of an MRAM device, a substrate is provided, a bottom electrode and a Magnetic Tunnel Junction (MTJ) are disposed on the substrate, a metal Ta (tantalum) is formed on the surface of the MTJ, a Polishing stop layer (SiN, for example) and a dielectric layer (TEOS, for example) are sequentially disposed on the metal thin film protection layer, and during a CMP (Chemical Mechanical Polishing) process, the dielectric layer and the Polishing stop layer on the magnetic tunnel Junction are removed and a Polishing end point is stopped on the metal thin film protection layer. When the density of the pattern of the MTJ unit is relatively low, in the subsequent process of removing the dielectric layer and stopping the polishing endpoint on the polishing stop layer in the CMP process, the patterning density of the polishing stop layer on the MTJ unit is low, which may not function well in controlling the polishing endpoint, resulting in incomplete or over-polishing in the case of uniform surface flatness across the wafer, or resulting in non-uniform surface flatness across the wafer, which may seriously affect the function of the MRAM device. Because the selection ratios of different thin film materials are different, and no mature grinding fluid product with high selection ratio aiming at TEOS/SiN/Ta exists in the market at present, it is very challenging to accurately stop the polishing end point above the metal thin film protection layer of the magnetic tunnel junction multilayer film structure in the actual CMP process. In order to solve the problem, a method of CMP process and wet etching is adopted in one scheme, which is beneficial to controlling a polishing end point, and CMP polishing generally takes obtained polishing barrier layer information as a control end point, so that the control precision is greatly improved under the existing process. Therefore, how to improve the control accuracy in the CMP process is a problem to be solved.
Disclosure of Invention
In view of the above, the present invention provides a method for manufacturing an MRAM device, which can improve the control accuracy of a polishing endpoint in a CMP process.
The invention provides a preparation method of an MRAM device, which comprises the following steps:
providing a substrate, and sequentially depositing a bottom electrode metal layer, a multilayer film of a magnetic tunnel junction and a metal thin film protective layer on the substrate;
depositing a dielectric layer on the metal thin film protective layer for the first time;
carrying out first photoetching and etching to form a plurality of pre-stored structures with intervals on the substrate;
depositing a dielectric layer for the second time;
performing second photoetching and etching to form a plurality of storage unit structures on the substrate, and reserving a dielectric layer with the same height as the storage unit structures between two adjacent storage unit structures;
depositing a polishing barrier layer;
depositing a dielectric layer for the third time;
and carrying out chemical mechanical polishing until all polishing barrier layers above the metal film protective layer and above the dielectric layer between the two adjacent memory cell structures are exposed.
Optionally, after exposing all polishing barrier layers above the metal thin film protection layer and above the dielectric layer between two adjacent memory cell structures, the method further comprises:
etching the polishing barrier layer, and removing all the polishing barrier layers on the upper surface of the metal thin film protective layer and partial polishing barrier layers on two sides of the metal thin film protective layer at the same time, wherein the thickness of the removed partial polishing barrier layers on two sides of the metal thin film protective layer is less than or equal to the thickness of the tunneling barrier layer in the magnetic tunnel junction;
depositing a dielectric layer for the fourth time;
carrying out third photoetching and etching, forming an opening above each memory cell structure, exposing the upper surface of the metal film protective layer and the part of the two sides of the metal film protective layer, which is removed with the polishing barrier layer;
and depositing top electrode metal to form a top electrode.
Optionally, the polishing barrier layer is etched by a wet etching method.
Optionally, the material of the polishing barrier layer is a compound containing nitrogen and silicon.
Optionally, the material of the dielectric layer is SiO2FSG, low-K or ultra-K materials.
According to the preparation method of the MRAM device, the dielectric layers with the same height as the memory cell structures are reserved between the two adjacent memory cell structures, then the polishing barrier layer and the dielectric layers are deposited, and chemical mechanical polishing is carried out.
Drawings
FIG. 1 is a flow chart illustrating one embodiment of a method for fabricating an MRAM device of the present invention;
fig. 2 is a schematic structural diagram of a bottom electrode metal layer, a multilayer film of a magnetic tunnel junction, and a metal thin film protection layer deposited on a substrate in sequence according to an embodiment of the present invention;
FIG. 3 is a schematic structural diagram illustrating a first deposition of a dielectric layer on a metal thin film passivation layer according to an embodiment of the present invention;
FIG. 4 is a schematic structural diagram of the first photolithography and etching process according to an embodiment of the present invention;
FIG. 5 is a schematic structural diagram illustrating a second deposition of a dielectric layer according to an embodiment of the present invention;
FIG. 6 is a schematic structural diagram of the second photolithography and etching process according to an embodiment of the present invention;
FIG. 7 is a schematic structural view of a polishing stop layer deposited according to an embodiment of the present invention;
FIG. 8 is a schematic view of the structure after a third deposition of a dielectric layer;
FIG. 9 is a schematic diagram of a post-CMP structure provided in accordance with an embodiment of the present invention;
FIG. 10 is a flow chart illustrating a method of fabricating an MRAM device according to another embodiment of the invention;
fig. 11 is a schematic structural diagram of a polishing stop layer after etching according to an embodiment of the present invention;
FIG. 12 is a schematic view of a fourth deposition of a dielectric layer according to an embodiment of the present invention;
FIG. 13 is a schematic structural diagram of the third photolithography and etching process according to an embodiment of the present invention;
fig. 14 is a schematic structural diagram after forming a top electrode according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
An embodiment of the present invention provides a method for manufacturing an MRAM device, as shown in fig. 1, the method includes:
s101, providing a substrate, and sequentially depositing a bottom electrode metal layer, a multilayer film of a magnetic tunnel junction and a metal thin film protective layer on the substrate;
referring to fig. 2, in step S101, fig. 2 is a schematic structural diagram of a bottom electrode metal layer, a multilayer film of a magnetic tunnel junction, and a metal thin film protection layer sequentially deposited on a substrate according to an embodiment of the present invention, and as shown in fig. 2, a bottom electrode metal layer 202, a multilayer film 203 of a magnetic tunnel junction, and a metal thin film protection layer 204 are sequentially deposited on a substrate 201. The multilayer film 203 of the magnetic tunnel junction includes a reference layer, a tunneling barrier layer, and a free layer, which are collectively referred to herein as a metal thin film protection layer 204, which may be a layer of tantalum Ta, tantalum nitride, or other metals.
S102, depositing a dielectric layer on the metal thin film protective layer for the first time;
referring to fig. 3, in step S102, fig. 3 is a diagram illustrating a first deposition of a dielectric layer on a metal thin film passivation layer according to an embodiment of the present inventionAs shown in fig. 3, a dielectric layer 205 is deposited on the metal thin film passivation layer 204. The material of the dielectric layer 205 is SiO2FSG, low-K or ultra-K materials, e.g. Carbon/Fluorine doped SiO2One or more of them.
S103, carrying out first photoetching and etching, and forming a plurality of pre-stored structures with intervals on the substrate;
referring to fig. 4, in step S103, referring to fig. 4, fig. 4 is a schematic structural diagram after performing the first photolithography and etching according to an embodiment of the present invention, as shown in fig. 4, taking two pre-stored structures as an example for explanation, forming two pre-stored structures with an interval on a substrate through photolithography and etching processes, where each pre-stored structure includes a bottom electrode 202, a multilayer film 203 of a magnetic tunnel junction, a metal thin film protection layer 204, and a dielectric layer 205, which are stacked in sequence from bottom to top and have the same size.
S104, depositing a dielectric layer for the second time;
with reference to fig. 5, in step S104, fig. 5 is a schematic structural diagram after depositing a dielectric layer for the second time according to the embodiment of the present invention, and as shown in fig. 5, gaps between a plurality of pre-stored structures are filled by depositing a dielectric layer; since the material of the dielectric layer deposited for the second time is the same as that of the dielectric layer 205 left after etching, the two can be integrated into a whole, and the two can be collectively referred to as a dielectric layer 206.
S105, carrying out second photoetching and etching to form a plurality of storage unit structures on the substrate, wherein a dielectric layer with the same height as the storage unit structures is reserved between every two adjacent storage unit structures;
referring to fig. 6, in step S105, referring to fig. 6, fig. 6 is a schematic structural diagram after performing the second photolithography and etching according to an embodiment of the present invention, as shown in fig. 6, two memory cell structures are formed on the substrate through photolithography and etching processes, each memory cell structure includes a bottom electrode 202 and a multilayer film 203 of a magnetic tunnel junction located on the bottom electrode 202, an upper surface of the multilayer film 203 of the magnetic tunnel junction has a metal thin film protection layer 204, and a size of the multilayer film 203 of the magnetic tunnel junction is equal to a size of the metal thin film protection layer 204 and is smaller than a size of the bottom electrode 202. Specifically, a dielectric layer 206 having the same height as the memory cell structure is left between two adjacent memory cell structures.
S106, depositing a polishing barrier layer;
referring to fig. 7, in step S106, fig. 7 is a schematic structural diagram of the polishing stop layer deposited according to the embodiment of the present invention, as shown in fig. 7, the polishing stop layer is denoted as 207, and the material of the polishing stop layer 207 is a compound containing nitrogen and silicon, such as SiNx,SiNxH,SiNxCH,SiaCbNcHdIncluding a combination of one or more of silicon nitride, nitrogen-doped silicon oxide, and nitrogen-doped silicon carbide.
S107, depositing a dielectric layer for the third time;
with reference to fig. 8, in step S107, fig. 8 is a schematic structural diagram after a third deposition of a dielectric layer, and as shown in fig. 8, a dielectric layer 208 is deposited over the polish stop layer 207.
And S108, carrying out chemical mechanical polishing until all polishing barrier layers above the metal film protective layer and above the dielectric layer between the two adjacent memory cell structures are exposed.
Referring to fig. 9, fig. 9 is a schematic diagram of a structure after chemical mechanical polishing according to an embodiment of the present invention in step S108, as shown in fig. 9, in which the polishing stop layer 207 is not removed, and a polishing end point stops at the polishing stop layer 207 above the metal thin film protection layer and above the dielectric layer between two adjacent memory cell structures.
In the method for manufacturing the MRAM device according to the above embodiment, the dielectric layer having the same height as the memory cell structure is left between the two adjacent memory cell structures, and then the polishing stop layer and the dielectric layer are deposited and chemical mechanical polishing is performed.
Further, as shown in fig. 10, after exposing all polishing stop layers above the metal thin film protection layer and above the dielectric layer between two adjacent memory cell structures based on the method flow shown in fig. 1, the method further comprises the following steps:
s109, etching the polishing barrier layer, and removing all polishing barrier layers on the upper surface of the metal film protective layer and partial polishing barrier layers on two sides of the metal film protective layer;
with reference to fig. 11, fig. 11 is a schematic structural diagram of the polishing stop layer after etching according to the embodiment of the present invention, as shown in fig. 11, when etching the polishing stop layer 207 on the basis of the structure shown in fig. 9, the polishing stop layer 207 may be over-etched, and all the polishing stop layers on the upper surface of the metal thin film protection layer 204 and portions of the polishing stop layers on both sides of the metal thin film protection layer 204 are removed at the same time, where the thickness of the removed portions of the polishing stop layers on both sides of the metal thin film protection layer 204 is less than or equal to the thickness of the tunneling barrier layer in the magnetic tunnel junction, that is, the polishing stop layers on both sides of the tunneling barrier layer in the magnetic tunnel junction should not be.
It should be noted that etching is the selective removal of portions of the thin film layer not masked by the resist, either chemically, physically or both, to obtain a pattern on the thin film that is substantially identical to the pattern on the resist film. The etching techniques are mainly classified into dry etching and wet etching. The dry etching mainly utilizes reaction gas and plasma for etching; wet etching mainly utilizes chemical reagents to perform chemical reaction with the material to be etched.
The embodiment of the invention can use dry etching and wet etching, preferably wet etching, and has ideal etching effect. The wet etching process can be completed in a wet cleaning machine or a CMP machine.
Taking polishing barrier layer 207 material as Si3N4To illustrate, the chemical equation based on wet etching is:
3Si3N4+27H2O+4H3PO4=4(NH4)3PO4+9H2SiO4。
s110, depositing a dielectric layer for the fourth time;
referring to fig. 12, in step S110, fig. 12 is a schematic structural diagram after a fourth deposition of a dielectric layer according to the embodiment of the present invention, as shown in fig. 12, a gap generated after etching is filled by depositing the dielectric layer; the previously left-over dielectric layers 206 and 208 and the newly deposited dielectric layer are merged together, collectively referred to as dielectric layer 209;
s111, carrying out third photoetching and etching, forming an opening above each storage unit structure, and exposing the upper surface of the metal film protective layer and the parts of the two sides of the metal film protective layer, which are removed with the polishing barrier layers;
referring to fig. 13, in step S111, fig. 13 is a schematic structural diagram after performing the third photolithography and etching according to the embodiment of the present invention, and as shown in fig. 13, a size of the formed opening 210 is greater than a sum of a size of the metal thin film protection layer 204 and a thickness of the polishing stop layer on both sides of the metal thin film protection layer.
And S112, depositing top electrode metal to form a top electrode.
Referring to fig. 14, in step S112, fig. 14 is a schematic structural diagram after forming the top electrode according to the embodiment of the present invention, and as shown in fig. 14, a top electrode metal is deposited in the opening 210 to form a top electrode 211.
The above process is only one implementation form of the method for manufacturing the MRAM device of the present invention, and the MRAM device manufactured by the present invention improves the electrical interconnection characteristics between the top electrode and the metal thin film protection layer in the MRAM device.
The above description is only for the specific embodiment of the present invention, but the scope of the present invention is not limited thereto, and any changes or substitutions that can be easily conceived by those skilled in the art within the technical scope of the present invention are included in the scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
Claims (5)
1. A method of fabricating an MRAM device, the method comprising:
providing a substrate, and sequentially depositing a bottom electrode metal layer, a multilayer film of a magnetic tunnel junction and a metal thin film protective layer on the substrate;
depositing a dielectric layer on the metal thin film protective layer for the first time;
carrying out first photoetching and etching to form a plurality of pre-stored structures with intervals on the substrate;
depositing a dielectric layer for the second time;
performing second photoetching and etching to form a plurality of storage unit structures on the substrate, and reserving a dielectric layer with the same height as the storage unit structures between two adjacent storage unit structures;
depositing a polishing barrier layer;
depositing a dielectric layer for the third time;
and carrying out chemical mechanical polishing until all polishing barrier layers above the metal film protective layer and above the dielectric layer between the two adjacent memory cell structures are exposed.
2. The method of claim 1, wherein after exposing all polish stop layers above the metal thin film protective layer and above a dielectric layer between two adjacent memory cell structures, the method further comprises:
etching the polishing barrier layer, and removing all the polishing barrier layers on the upper surface of the metal thin film protective layer and partial polishing barrier layers on two sides of the metal thin film protective layer at the same time, wherein the thickness of the removed partial polishing barrier layers on two sides of the metal thin film protective layer is less than or equal to the thickness of the tunneling barrier layer in the magnetic tunnel junction;
depositing a dielectric layer for the fourth time;
carrying out third photoetching and etching, forming an opening above each memory cell structure, exposing the upper surface of the metal film protective layer and the part of the two sides of the metal film protective layer, which is removed with the polishing barrier layer;
and depositing top electrode metal to form a top electrode.
3. The method of claim 2, wherein the polishing stop layer is etched by wet etching.
4. The method of claim 1, wherein the material of the polish stop layer is a nitrogen and silicon containing compound.
5. The method of claim 1, wherein the material of the dielectric layer is SiO2FSG, low-K or ultra-K materials.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910184568.6A CN111697128B (en) | 2019-03-12 | 2019-03-12 | Method for manufacturing MRAM device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910184568.6A CN111697128B (en) | 2019-03-12 | 2019-03-12 | Method for manufacturing MRAM device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111697128A true CN111697128A (en) | 2020-09-22 |
CN111697128B CN111697128B (en) | 2023-04-07 |
Family
ID=72474796
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910184568.6A Active CN111697128B (en) | 2019-03-12 | 2019-03-12 | Method for manufacturing MRAM device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111697128B (en) |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090209050A1 (en) * | 2008-02-18 | 2009-08-20 | Yung-Hung Wang | In-Situ Formed Capping Layer in MTJ Devices |
US20100167490A1 (en) * | 2008-12-31 | 2010-07-01 | Jong-Wan Choi | Method of Fabricating Flash Memory Device |
US20120306033A1 (en) * | 2011-06-06 | 2012-12-06 | Avalanche Technology, Inc. | Vialess memory structure and method of manufacturing same |
US20140264668A1 (en) * | 2013-03-15 | 2014-09-18 | Kevin J. Lee | Logic chip including embedded magnetic tunnel junctions |
WO2017052586A1 (en) * | 2015-09-25 | 2017-03-30 | Intel Corporation | High density memory array with self-aligned via |
CN109087993A (en) * | 2017-06-13 | 2018-12-25 | 上海磁宇信息科技有限公司 | A method of making magnetic RAM top electrode hole |
US20190013353A1 (en) * | 2016-03-07 | 2019-01-10 | Intel Corporation | Approaches for integrating stt-mram memory arrays into a logic processor and the resulting structures |
-
2019
- 2019-03-12 CN CN201910184568.6A patent/CN111697128B/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090209050A1 (en) * | 2008-02-18 | 2009-08-20 | Yung-Hung Wang | In-Situ Formed Capping Layer in MTJ Devices |
US20100167490A1 (en) * | 2008-12-31 | 2010-07-01 | Jong-Wan Choi | Method of Fabricating Flash Memory Device |
US20120306033A1 (en) * | 2011-06-06 | 2012-12-06 | Avalanche Technology, Inc. | Vialess memory structure and method of manufacturing same |
US20140264668A1 (en) * | 2013-03-15 | 2014-09-18 | Kevin J. Lee | Logic chip including embedded magnetic tunnel junctions |
WO2017052586A1 (en) * | 2015-09-25 | 2017-03-30 | Intel Corporation | High density memory array with self-aligned via |
US20190013353A1 (en) * | 2016-03-07 | 2019-01-10 | Intel Corporation | Approaches for integrating stt-mram memory arrays into a logic processor and the resulting structures |
CN109087993A (en) * | 2017-06-13 | 2018-12-25 | 上海磁宇信息科技有限公司 | A method of making magnetic RAM top electrode hole |
Also Published As
Publication number | Publication date |
---|---|
CN111697128B (en) | 2023-04-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7045368B2 (en) | MRAM cell structure and method of fabrication | |
KR102330561B1 (en) | Non-Etch Self-Aligned Magnet Tunnel Junction (MTJ) Device Structures | |
US8138562B2 (en) | Bit line preparation method in MRAM fabrication | |
US8105948B2 (en) | Use of CMP to contact a MTJ structure without forming a via | |
US7038230B2 (en) | Horizontal chalcogenide element defined by a pad for use in solid-state memories | |
KR100746021B1 (en) | MRAM arrays with reduced bit line resistance and method to make the same | |
EP1763094A2 (en) | Structure and fabrication of an MRAM cell | |
CN111864058B (en) | Preparation method of storage bit and preparation method of MRAM | |
CN108091562B (en) | ONO etching method of SONOS memory | |
CN111261773A (en) | Semiconductor memory element and manufacturing method thereof | |
CN101414573A (en) | Preparation method for plow groove isolation structure capable of improving smile effect | |
CN102315385B (en) | Method for making storage unit of phase-change random access memory | |
US6864177B2 (en) | Method for manufacturing metal line contact plug of semiconductor device | |
CN111697128B (en) | Method for manufacturing MRAM device | |
US6559009B2 (en) | Method of fabricating a high-coupling ratio flash memory | |
CN111697132A (en) | Planarization method of MRAM device | |
CN102299106A (en) | Memory cell of phase change memory and manufacturing method thereof | |
US11121313B2 (en) | Semiconductor structure and formation method thereof | |
CN112133822A (en) | Self-aligned MRAM bottom electrode preparation method | |
CN112531106A (en) | Preparation method of magnetic tunnel junction | |
CN112713169A (en) | Manufacturing method comprising MRAM bottom electrode manufacturing process and MRAM device | |
TWI499008B (en) | Resistive random access memory device and fabrications thereof | |
CN116723704B (en) | Magnetic random access memory and preparation method thereof | |
KR100560307B1 (en) | Fabricating method of semiconductor device | |
CN112086555B (en) | Method for preparing magnetic tunnel junction cell array |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |