CN111597137A - Dynamic debugging method, device and system based on SPI protocol - Google Patents
Dynamic debugging method, device and system based on SPI protocol Download PDFInfo
- Publication number
- CN111597137A CN111597137A CN202010268498.5A CN202010268498A CN111597137A CN 111597137 A CN111597137 A CN 111597137A CN 202010268498 A CN202010268498 A CN 202010268498A CN 111597137 A CN111597137 A CN 111597137A
- Authority
- CN
- China
- Prior art keywords
- host
- reading
- dynamic debugging
- information
- dynamic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 27
- 238000004891 communication Methods 0.000 claims abstract description 25
- 238000006243 chemical reaction Methods 0.000 claims description 6
- 238000004590 computer program Methods 0.000 claims description 6
- 230000002093 peripheral effect Effects 0.000 claims description 6
- 238000012360 testing method Methods 0.000 description 5
- 230000009286 beneficial effect Effects 0.000 description 3
- 230000006399 behavior Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Quality & Reliability (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention discloses a dynamic debugging method based on an SPI protocol, which comprises the following steps: establishing communication connection with a host computer end by adopting an SPI protocol, and receiving an instruction from the host computer end; according to an instruction sent by a host, communicating with a system chip through an AHB protocol and writing data or reading information into the system chip; and after finishing data writing or information reading, sending the internal information of the system chip to the host end. The invention provides a dynamic debugging method, a device and a system based on an SPI protocol, which can acquire relevant information of internal operation of a chip and dynamically debug a software operation program of the chip during the normal operation of the chip.
Description
Technical Field
The invention relates to the technical field of computers, in particular to a dynamic debugging method, a dynamic debugging device and a dynamic debugging system based on an SPI protocol.
Background
An SOC is an integrated circuit that includes a processor, memory, and on-chip logic. In the conventional SOC debugging scheme, JTAG (Joint Test Action Group) is mostly used, which is an abbreviation of Joint Test Action Group (Joint Test Action Group) and is a common name of standard 1149.1 of IEEE named standard Test access port and boundary scan structure, and is used for verifying functions of printed circuit boards produced by design and Test. However, the use of JTAG is not dynamic and the operation of the SOC system is controlled. Software debugging using JTAG requires the use of single step, multi-step or breakpoint, and cannot allow software to run all the time while acquiring internal information of the SOC.
Disclosure of Invention
In order to solve the technical problems, the invention provides a dynamic debugging method, a dynamic debugging device and a dynamic debugging system based on an SPI protocol, which can acquire relevant information of internal operation of a chip and dynamically debug a software operation program of the chip during the normal operation of the chip.
In order to solve the above problem, an embodiment of the present invention provides a dynamic debugging method based on an SPI protocol, including the steps of:
establishing communication connection with a host computer end by adopting an SPI protocol, and receiving an instruction from the host computer end;
according to an instruction sent by a host, communicating with a system chip through an AHB protocol and writing data or reading information into the system chip;
and after finishing data writing or information reading, sending the internal information of the system chip to the host end.
As a preferred solution, before starting the operation, the dynamic debugging method based on the SPI protocol further includes:
and responding to a read state register instruction sent by the host terminal, inquiring the debugging state by reading the state register, and feeding back the debugging state information to the host terminal.
As a preferred scheme, reading information of the system chip according to an instruction sent by the host, specifically:
configuring a base address of AHB reading operation and executing operation of reading system chip information according to an instruction sent by a host end;
and finishing the operation of reading the system chip information, responding to an SPI (serial peripheral interface) dynamic module data reading instruction sent by the host when the debugging state is in a non-busy state, and sending the system chip internal information obtained by reading the system chip to the host.
As a preferred scheme, data writing is performed on the system chip according to a command sent by the host, specifically:
configuring a base address of AHB write operation according to an instruction sent by a host end;
and when the debugging state is in a non-busy state, responding to a data writing instruction of AHB writing operation sent by the host end, and executing data writing operation on the system chip.
As a preferred scheme, the establishing a communication connection with the host end by using an SPI protocol and receiving an instruction from the host end further includes:
and clearing the error bit of the dynamic debugging module after receiving the instruction of clearing the state register.
In order to solve the same technical problem, an embodiment of the present invention provides an SPI protocol based dynamic debugging apparatus, including a processor, a memory, and a computer program stored in the memory and configured to be executed by the processor, wherein the processor implements the SPI protocol based dynamic debugging method as described above when executing the computer program.
In addition, the embodiment of the invention provides a dynamic debugging system based on an SPI protocol, which comprises a host end, a dynamic debugging module and a system chip, wherein the host end is connected with the dynamic debugging module;
the host end is used for inputting instructions and displaying information of the dynamic debugging module and the system chip;
the dynamic debugging module is used for establishing communication connection with the host computer end by adopting an SPI protocol and receiving an instruction from the host computer end; according to an instruction sent by a host, communicating with a system chip through an AHB protocol and writing data or reading information into the system chip; and after finishing data writing or information reading, sending the internal information of the system chip to the host end.
As a preferred scheme, the instructions that the host can use for inputting include an instruction for reading a dynamic debug module status register, an address write instruction for AHB read operation, an address write instruction for AHB write operation, an instruction for SPI read dynamic debug module data, an data write instruction for AHB write operation, an instruction for SPI read CPU information 0, an instruction for SPI read CPU information 1, an instruction for SPI read CPU information 2, and an instruction for clearing the dynamic debug module status register.
As a preferred scheme, the dynamic debugging module comprises an SPI read-write interface, a communication interface of an AHB protocol and a register interface for inquiring the running state of the CPU.
As a preferred scheme, the dynamic debugging system based on the SPI protocol further comprises a conversion module;
and the conversion module is used for connecting the host end and the dynamic debugging module and converting the USB communication into the communication adopting the SPI protocol.
Compared with the prior art, the embodiment of the invention has the following beneficial effects:
the invention provides a dynamic debugging method, a device and a system based on an SPI protocol, wherein the SPI protocol is adopted to enable a dynamic debugging module to be in data communication with a host end, and the AHB protocol is adopted to enable the dynamic debugging module to be in data communication with a system chip, so that during the normal operation of the system chip, instruction operation is carried out on the host end, a command of the host end is executed through the dynamic debugging module, reading or writing operation is carried out on the system chip, software is enabled to operate all the time, and meanwhile, internal information of the system chip can be read at the host end, or data can be written into the system chip, and a convenient, efficient and rapid dynamic debugging method is provided for software debugging.
Drawings
Fig. 1 is a flowchart illustrating steps of a dynamic debugging method based on SPI protocol in an embodiment of the present invention;
fig. 2 is a schematic diagram of a module connection relationship of a dynamic debugging system based on an SPI protocol in an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1, the present invention provides an exemplary embodiment of a dynamic debugging method based on SPI protocol, including the steps of:
s101, establishing communication connection with a host computer end by adopting an SPI protocol, and receiving an instruction from the host computer end;
s102, according to an instruction sent by a host, communicating with a system chip through an AHB protocol and writing data or reading information into the system chip;
and S103, after data writing or information reading is finished, sending the internal information of the system chip to the host end.
It should be noted that the next SPI operation command on the host side needs to be executed according to the return value of the status register (i.e., the internal status information of the dynamic debug module).
According to the read instruction, all information of the physical address space of the system on chip (SOC system) including the storage space of the SOC system, the register space of the SOC system, and the operating state of the CPU in the SOC system can be read.
In this embodiment, the system chip is an SOC system.
In this embodiment, the SPI protocol is used to establish communication connection with the host and receive instructions from the host, the SPI communication data has a specific format and has two specific formats, namely, 16-bit format and 48-bit format, the 16-bit format includes 8-bit SPI operation instructions and 8-bit NOP instructions, and the 48-bit format includes 8-bit SPI operation instructions, 32-bit specific data and 8-bit NOP instructions.
When the dynamic DEBUG module based on the SPI protocol is used, the dynamic DEBUG module needs to be MASTER of the AHB, so the SOC system needs to be SLAVE of the AHB on the connection architecture.
Before starting operation, the dynamic debugging method based on the SPI protocol further includes:
and responding to a read state register instruction sent by the host terminal, inquiring the debugging state by reading the state register, and feeding back the debugging state information to the host terminal.
Before a host end (namely a PC end) starts instruction operation, the internal state of the dynamic debugging module is inquired to obtain whether the dynamic debugging module is in a busy state or a non-busy state; if the mobile terminal is in a busy state, stopping executing the instruction and waiting for query again; if the CPU is not busy, the instruction can be executed to read/write the address of the memory space or acquire the CPU information.
It should be noted that, when the address write operation of the AHB write operation and the address read operation of the AHB read operation are completed in sequence, the error bit of the status register is set to 1. After the address writing of the AHB reading operation is completed, the busy bit of the status register is set to 1, and the AHB reading operation is automatically performed, and if the PC performs the address writing of the AHB reading operation, the address writing of the AHB writing operation, the SPI reading of the dynamic DEBUG module data, and the data writing of the AHB writing operation, these subsequent operations are invalid.
Reading information of the system chip according to an instruction sent by a host terminal, specifically:
configuring a base address of AHB reading operation and executing operation of reading system chip information according to an instruction sent by a host end;
and finishing the operation of reading the system chip information, responding to an SPI (serial peripheral interface) dynamic module data reading instruction sent by the host when the debugging state is in a non-busy state, and sending the system chip internal information obtained by reading the system chip to the host.
Writing data into a system chip according to an instruction sent by a host terminal, specifically:
configuring a base address of AHB write operation according to an instruction sent by a host end;
and when the debugging state is in a non-busy state, responding to a data writing instruction of AHB writing operation sent by the host end, and executing data writing operation on the system chip.
During specific operation, when a user operates at a host end (namely a PC end), if the address of a storage space needs to be read, firstly, address writing of AHB reading operation is sent, then, a status register is read again, and when a dynamic debugging module is not busy, an SPI (serial peripheral interface) data reading instruction for reading dynamic module data is sent to finish data reading of the address of the storage space.
If the address of the storage space needs to be written, firstly, address writing of AHB writing operation is sent, then the status register is read again, and when the dynamic debugging module is not busy, a data writing instruction of the AHB writing operation is sent again to finish data writing of the address of the storage space.
If the register of the SOC system needs to be written, firstly, address writing of AHB writing operation is sent, then the status register is read again, and when the dynamic debugging module is not busy, a data writing instruction of the AHB writing operation is sent again to finish register data writing.
If the register of the SOC system needs to be read, firstly, address writing of AHB reading operation is sent, then the status register is read again, and when the dynamic debugging module is not busy, a data writing instruction of the AHB writing operation is sent again to finish register data writing.
It is understood that the above operations are all the configuration of the dynamic debugging module by the PC/host end. The dynamic debugging module is configured to automatically complete the behavior from the dynamic debugging module to the system chip, namely, the data writing/information reading based on the AHB protocol is automatically completed.
Adopt SPI agreement and host computer end to establish communication connection, and receive the instruction from host computer end, still include:
and clearing the error bit of the dynamic debugging module after receiving the instruction of clearing the state register.
It should be noted that, if address writing of AHB read operation is used first, and address writing of AHB write operation is used again under the condition that the dynamic DEBUG module is not busy, the dynamic DEBUG module will not complete corresponding operation, and at the same time, the error position 1 of the status register will be used, and at this time, the PC end needs to clear the error position to operate the dynamic DEBUG module again, and the user needs to operate and send an instruction to clear the status register at the host end to clear the error position of the dynamic DEBUG module.
In this embodiment, the registers of the dynamic debug module are cleared regularly according to the clear status register instruction, which is beneficial to releasing the memory space and improving the performance.
In addition, the internal state information of the dynamic debugging module is inquired by reading the state register, so that the next SPI operation instruction at the host end can be executed according to the internal state information, the dynamic debugging module is ensured to execute the instruction in a state with good performance, the error rate in the debugging process is reduced, and the dynamic regulation capability in the chip debugging process is improved.
The invention provides a dynamic debugging device based on SPI protocol, comprising a processor, a memory and a computer program which is stored in the memory and is configured to be executed by the processor, wherein the processor realizes the dynamic debugging method based on SPI protocol when executing the computer program.
Referring to fig. 2, the present invention provides an exemplary embodiment of a dynamic debug system based on an SPI protocol, including a host, a dynamic debug module, and a system chip;
the host end is used for inputting instructions and displaying information of the dynamic debugging module and the system chip;
the dynamic debugging module is used for establishing communication connection with the host computer end by adopting an SPI protocol and receiving an instruction from the host computer end; according to an instruction sent by a host, communicating with a system chip through an AHB protocol and writing data or reading information into the system chip; and after finishing data writing or information reading, sending the internal information of the system chip to the host end.
The dynamic debugging system based on the SPI protocol also comprises a conversion module;
and the conversion module is used for connecting the host end and the dynamic debugging module and converting the USB communication into the communication adopting the SPI protocol.
The dynamic debugging module is further configured to:
and responding to a read state register instruction sent by the host terminal, inquiring the debugging state by reading the state register, and feeding back the debugging state information to the host terminal.
As shown in fig. 2, the host, i.e. a computer or a PC, is connected to a conversion module for converting USB to SPI, then is connected to a dynamic debugging module (dynamic DEBUG module) through an SPI protocol, and finally is connected to a system chip (SOC system) through an AHB protocol.
In this embodiment, the dynamic debug module includes a set of standard four-wire SPI read/write interfaces, a set of communication interfaces of the AHB protocol, and a register interface for querying the running state of the CPU.
In this embodiment, the instructions that the host can be used to input include an instruction to read a state register of the dynamic debug module, an address write instruction for AHB read operation, an address write instruction for AHB write operation, an instruction to read data of the dynamic debug module by SPI, a data write instruction for AHB write operation, an instruction to read CPU information 0 by SPI, an instruction to read CPU information 1 by SPI, an instruction to read CPU information 2 by SPI, and an instruction to clear the state register of the dynamic debug module, where reading the state register of the dynamic debug module and clearing the state register of the dynamic debug module are 16-bit instructions, and the other 7 instructions are 48-bit instructions.
The running information displayed by the host computer end can display the running state of the CPU of a System On Chip (SOC), and the running information comprises a PC pointer of the running of the CPU, a running instruction and a value of a general register in the running.
Before a host end (namely a PC end) starts instruction operation, the internal state of the dynamic debugging module is inquired to obtain whether the dynamic debugging module is in a busy state or a non-busy state; if the mobile terminal is in a busy state, stopping executing the instruction and waiting for query again; if the CPU is not busy, the instruction can be executed to read/write the address of the memory space or acquire the CPU information.
It should be noted that, when the address write operation of the AHB write operation and the address read operation of the AHB read operation are completed in sequence, the error bit of the status register is set to 1. After the address writing of the AHB reading operation is completed, the busy bit of the status register is set to 1, and the AHB reading operation is automatically performed, and if the PC performs the address writing of the AHB reading operation, the address writing of the AHB writing operation, the SPI reading of the dynamic DEBUG module data, and the data writing of the AHB writing operation, these subsequent operations are invalid.
The dynamic debugging module is further configured to:
reading information of the system chip according to an instruction sent by a host terminal, specifically:
configuring a base address of AHB reading operation and executing operation of reading system chip information according to an instruction sent by a host end;
and finishing the operation of reading the system chip information, responding to an SPI (serial peripheral interface) dynamic module data reading instruction sent by the host when the debugging state is in a non-busy state, and sending the system chip internal information obtained by reading the system chip to the host.
The dynamic debugging module is further configured to:
writing data into a system chip according to an instruction sent by a host terminal, specifically:
configuring a base address of AHB write operation according to an instruction sent by a host end;
and when the debugging state is in a non-busy state, responding to a data writing instruction of AHB writing operation sent by the host end, and executing data writing operation on the system chip.
During specific operation, when a user operates at a host end (namely a PC end), if the address of a storage space needs to be read, firstly, address writing of AHB reading operation is sent, then, a status register is read again, and when a dynamic debugging module is not busy, an SPI (serial peripheral interface) data reading instruction for reading dynamic module data is sent to finish data reading of the address of the storage space.
If the address of the storage space needs to be written, firstly, address writing of AHB writing operation is sent, then the status register is read again, and when the dynamic debugging module is not busy, a data writing instruction of the AHB writing operation is sent again to finish data writing of the address of the storage space.
If the register of the SOC system needs to be written, firstly, address writing of AHB writing operation is sent, then the status register is read again, and when the dynamic debugging module is not busy, a data writing instruction of the AHB writing operation is sent again to finish register data writing.
If the register of the SOC system needs to be read, firstly, address writing of AHB reading operation is sent, then the status register is read again, and when the dynamic debugging module is not busy, a data writing instruction of the AHB writing operation is sent again to finish register data writing.
It is understood that the above operations are all the configuration of the dynamic debugging module by the PC/host end. The dynamic debugging module is configured to automatically complete the behavior from the dynamic debugging module to the system chip, namely, the data writing/information reading based on the AHB protocol is automatically completed.
The dynamic debugging module is further configured to:
and clearing the error bit of the dynamic debugging module after receiving the instruction of clearing the state register.
It should be noted that, if address writing of AHB read operation is used first, and address writing of AHB write operation is used again under the condition that the dynamic DEBUG module is not busy, the dynamic DEBUG module will not complete corresponding operation, and at the same time, the error position 1 of the status register will be used, and at this time, the PC end needs to clear the error position to operate the dynamic DEBUG module again, and the user needs to operate and send an instruction to clear the status register at the host end to clear the error position of the dynamic DEBUG module.
In this embodiment, the registers of the dynamic debug module are cleared regularly according to the clear status register instruction, which is beneficial to releasing the memory space and improving the performance.
The invention provides a dynamic debugging method, a device and a system based on an SPI protocol, wherein the SPI protocol is adopted to enable a dynamic debugging module to be in data communication with a host end, and the AHB protocol is adopted to enable the dynamic debugging module to be in data communication with a system chip, so that during the normal operation of the system chip, instruction operation is carried out on the host end, a command of the host end is executed through the dynamic debugging module, reading or writing operation is carried out on the system chip, software is enabled to operate all the time, and meanwhile, internal information of the system chip can be read at the host end, or data can be written into the system chip, and a convenient, efficient and rapid dynamic debugging method is provided for software debugging. In addition, the internal state information of the dynamic debugging module is inquired by reading the state register, so that the next SPI operation instruction at the host end can be executed according to the internal state information, the dynamic debugging module is ensured to execute the instruction in a state with good performance, the error rate in the debugging process is reduced, and the dynamic regulation capability in the chip debugging process is improved.
While the foregoing is directed to the preferred embodiment of the present invention, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention.
Claims (10)
1. A dynamic debugging method based on SPI protocol is characterized in that the steps include:
establishing communication connection with a host computer end by adopting an SPI protocol, and receiving an instruction from the host computer end;
according to an instruction sent by a host, communicating with a system chip through an AHB protocol and writing data or reading information into the system chip;
and after finishing data writing or information reading, sending the internal information of the system chip to the host end.
2. The SPI protocol based dynamic debugging method of claim 1, prior to commencing operation, further comprising:
and responding to a read state register instruction sent by the host terminal, inquiring the debugging state by reading the state register, and feeding back the debugging state information to the host terminal.
3. The dynamic debugging method based on SPI protocol of claim 2, wherein the system chip is read for information according to the instruction sent by the host, specifically:
configuring a base address of AHB reading operation and executing operation of reading system chip information according to an instruction sent by a host end;
and finishing the operation of reading the system chip information, responding to an SPI (serial peripheral interface) dynamic module data reading instruction sent by the host when the debugging state is in a non-busy state, and sending the system chip internal information obtained by reading the system chip to the host.
4. The dynamic debugging method based on SPI protocol of claim 2, wherein data is written to the system chip according to an instruction sent by the host, specifically:
configuring a base address of AHB write operation according to an instruction sent by a host end;
and when the debugging state is in a non-busy state, responding to a data writing instruction of AHB writing operation sent by the host end, and executing data writing operation on the system chip.
5. The dynamic debugging method according to claim 1, wherein the SPI protocol is used to establish a communication link with the host and receive commands from the host, and further comprising:
and clearing the error bit of the dynamic debugging module after receiving the instruction of clearing the state register.
6. An SPI protocol based dynamic debugging apparatus comprising a processor, a memory, and a computer program stored in the memory and configured to be executed by the processor, wherein the processor implements the SPI protocol based dynamic debugging method according to any one of claims 1 to 5 when executing the computer program.
7. A dynamic debugging system based on SPI protocol is characterized in that the dynamic debugging system comprises a host computer end, a dynamic debugging module and a system chip;
the host end is used for inputting instructions and displaying information of the dynamic debugging module and the system chip;
the dynamic debugging module is used for establishing communication connection with the host computer end by adopting an SPI protocol and receiving an instruction from the host computer end; according to an instruction sent by a host, communicating with a system chip through an AHB protocol and writing data or reading information into the system chip; and after finishing data writing or information reading, sending the internal information of the system chip to the host end.
8. The dynamic debugging system according to claim 7, wherein the commands that the host can use for input comprise a command for reading the status register of the dynamic debugging module, a command for writing the address of the AHB read operation, a command for writing the address of the AHB write operation, a command for reading the data of the dynamic debugging module, a command for writing the data of the AHB write operation, a command for reading the CPU information 0 from the SPI, a command for reading the CPU information 1 from the SPI, a command for reading the CPU information 2 from the SPI, and a command for clearing the status register of the dynamic debugging module.
9. The dynamic debugging system according to claim 7, wherein the dynamic debugging module comprises an SPI read/write interface, a communication interface of an AHB protocol, and a register interface for querying an operating state of the CPU.
10. The SPI protocol based dynamic debugging system of claim 7 further comprising a translation module;
and the conversion module is used for connecting the host end and the dynamic debugging module and converting the USB communication into the communication adopting the SPI protocol.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010268498.5A CN111597137B (en) | 2020-04-07 | 2020-04-07 | SPI protocol-based dynamic debugging method, device and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010268498.5A CN111597137B (en) | 2020-04-07 | 2020-04-07 | SPI protocol-based dynamic debugging method, device and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111597137A true CN111597137A (en) | 2020-08-28 |
| CN111597137B CN111597137B (en) | 2024-01-12 |
Family
ID=72187355
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010268498.5A Active CN111597137B (en) | 2020-04-07 | 2020-04-07 | SPI protocol-based dynamic debugging method, device and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111597137B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112463651A (en) * | 2020-12-07 | 2021-03-09 | 长沙景嘉微电子股份有限公司 | QSPI controller, image processor and flash memory access method |
| CN116820898A (en) * | 2023-08-31 | 2023-09-29 | 合肥康芯威存储技术有限公司 | Method and system for monitoring running state of eMMC and computer readable storage medium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104572515A (en) * | 2013-10-28 | 2015-04-29 | 重庆重邮信科通信技术有限公司 | Tracking module, method, system and SOC (System-On-Chip) |
| CN107577635A (en) * | 2017-08-29 | 2018-01-12 | 西安微电子技术研究所 | The non-handshaking type JTAG debugging links and its adjustment method of a kind of compatible AHB agreements |
| CN110032482A (en) * | 2019-04-11 | 2019-07-19 | 盛科网络（苏州）有限公司 | Sheet sand covered device and method |
-
2020
- 2020-04-07 CN CN202010268498.5A patent/CN111597137B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104572515A (en) * | 2013-10-28 | 2015-04-29 | 重庆重邮信科通信技术有限公司 | Tracking module, method, system and SOC (System-On-Chip) |
| CN107577635A (en) * | 2017-08-29 | 2018-01-12 | 西安微电子技术研究所 | The non-handshaking type JTAG debugging links and its adjustment method of a kind of compatible AHB agreements |
| CN110032482A (en) * | 2019-04-11 | 2019-07-19 | 盛科网络（苏州）有限公司 | Sheet sand covered device and method |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112463651A (en) * | 2020-12-07 | 2021-03-09 | 长沙景嘉微电子股份有限公司 | QSPI controller, image processor and flash memory access method |
| CN116820898A (en) * | 2023-08-31 | 2023-09-29 | 合肥康芯威存储技术有限公司 | Method and system for monitoring running state of eMMC and computer readable storage medium |
| CN116820898B (en) * | 2023-08-31 | 2024-01-02 | 合肥康芯威存储技术有限公司 | Method and system for monitoring running state of eMMC and computer readable storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111597137B (en) | 2024-01-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111984562B (en) | Method for controlling burst access to register, electronic device and storage medium | |
| JP4799417B2 (en) | Host controller | |
| CN101840368B (en) | JTAG (Joint Test Action Group) real-time on-chip debug method and system of multicore processor | |
| CN108268414B (en) | SD card driver based on SPI mode and control method thereof | |
| CN111597137B (en) | SPI protocol-based dynamic debugging method, device and system | |
| CN112131156B (en) | Data transmission method, system, electronic equipment and storage medium | |
| CN104021101A (en) | USB interface system and implementation method based on LPC1768 platform | |
| CN113849433A (en) | Bus controller execution method and device, bus controller, computer equipment and storage medium | |
| CN110209605B (en) | Register read-write method of PCIE bus network card and computing equipment | |
| CN112256615B (en) | USB conversion interface device | |
| CN110765060B (en) | MDIO bus-to-parallel bus conversion method and device, equipment and medium | |
| US20030191624A1 (en) | Debug function built-in type microcomputer | |
| KR100801759B1 (en) | Device and system for debugging device using control bus | |
| US20160314086A1 (en) | Secure digital host controller virtualization | |
| US11663101B2 (en) | Semiconductor device and operation method thereof | |
| CN116048640A (en) | Method for driving IIC equipment in computer system to work normally | |
| US20050086454A1 (en) | System and methods for providing a debug function built-in type microcomputer | |
| CN107704417A (en) | The method and its communication system to be communicated with equipment under test | |
| CN114327975A (en) | System on chip | |
| US20050193154A1 (en) | Controller for peripheral communications with processing capacity for peripheral functions | |
| CN218886572U (en) | Simple peripheral bus system | |
| CN112799974B (en) | Control method and system of memory card | |
| CN114968870B (en) | Navigation information processor and method thereof | |
| CN216848733U (en) | Novel embedded debugging equipment | |
| CN213715913U (en) | Micro control system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 510555 No. 107 Bowen Road, Huangpu District, Guangzhou, Guangdong Applicant after: Guangzhou Ankai Microelectronics Co.,Ltd. Address before: Unit 301, 302, 303, 3 / F, C1 area, 182 science Avenue, Science City, Guangzhou hi tech Industrial Development Zone, Guangzhou, Guangdong 510000 Applicant before: ANYKA (GUANGZHOU) MICROELECTRONICS TECHNOLOGY Co.,Ltd. |
|
| CB02 | Change of applicant information | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |