CN111538630B - Evaluation board for simultaneously realizing time-sharing multiplexing of C2 bus and I2C bus of optical module - Google Patents

Evaluation board for simultaneously realizing time-sharing multiplexing of C2 bus and I2C bus of optical module Download PDF

Info

Publication number
CN111538630B
CN111538630B CN202010381325.4A CN202010381325A CN111538630B CN 111538630 B CN111538630 B CN 111538630B CN 202010381325 A CN202010381325 A CN 202010381325A CN 111538630 B CN111538630 B CN 111538630B
Authority
CN
China
Prior art keywords
bus
optical module
pin
resistor
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010381325.4A
Other languages
Chinese (zh)
Other versions
CN111538630A (en
Inventor
周健
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chengdu Rongbo Communication Technology Co ltd
Original Assignee
Chengdu Rongbo Communication Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chengdu Rongbo Communication Technology Co ltd filed Critical Chengdu Rongbo Communication Technology Co ltd
Priority to CN202010381325.4A priority Critical patent/CN111538630B/en
Publication of CN111538630A publication Critical patent/CN111538630A/en
Application granted granted Critical
Publication of CN111538630B publication Critical patent/CN111538630B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing
    • G06F11/267Reconfiguring circuits for testing, e.g. LSSD, partitioning
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Optical Communication System (AREA)

Abstract

The invention discloses an evaluation board for simultaneously realizing time-sharing multiplexing of an optical module C2 bus and an I2C bus, which comprises a board body, wherein a microprocessor MCU, a power supply module, a switching module and an isolation resistor are fixedly arranged on the board body, and the time-sharing multiplexing of the optical module C2 bus and the I2C bus can be simultaneously realized on the same evaluation board by specifically setting the microprocessor MCU, the power supply module, the switching module, the isolation resistor and a pull-up resistor and in a specific connection relation, so that the aims of downloading MCU firmware of the C2 bus and self-checking of the optical module of the I2C bus at one time are fulfilled, the production efficiency of the optical module is effectively improved, and the production cost of the optical module is effectively reduced.

Description

Evaluation board for simultaneously realizing time-sharing multiplexing of C2 bus and I2C bus of optical module
Technical Field
The invention relates to the technical field of optical modules, in particular to an evaluation board for realizing time-sharing multiplexing of a C2 bus and an I2C bus of an optical module at the same time.
Background
The optical module is composed of photoelectronic devices, an optical interface chip, a microprocessor and the like on hardware, so that the main function of photoelectric conversion of the optical module is realized, namely, an optical transmitter modulates an electric signal into an optical signal, and the optical signal is transmitted through an optical fiber and then is demodulated into the electric signal by an optical receiver.
The microprocessor inside the optical module is usually a general-purpose microprocessor MCU or a custom integrated circuit ASIC. In order to adapt to various technical requirements of end users, general-purpose microprocessor MCUs are adopted, such as C8051Fxx series and EFM8xxx series of silicanalabs, ADuC702x series of Analog, megaxx series of Atmel, etc., and are widely used due to their extremely high cost performance. The common microprocessor MCU and the integrated circuit ASIC are the same in that an upper computer can access the common microprocessor MCU and the integrated circuit ASIC through an I2C bus; the greatest difference between the two methods is that a developer needs to write and compile a program into recordable firmware, and then records the binary data of the firmware into a non-volatile memory of the microprocessor MCU, so that the MCU can complete the predetermined work in the programmable control mode. Therefore, in order to burn the firmware into the microprocessor MCU inside the optical module, a requirement is placed on the electrical interface of the optical module, that is, the electrical interface of the optical module should be defined with a pin for burning the firmware. For example, the firmware download interfaces of microprocessor MCUs of C8051Fxx series and EFM8xxx series of the silalabs company are C2 buses, and the C2 bus is a simplified two-wire C2 interface customized by the silalabs company on the basis of the 10PIN JTAG interface. The C2 interface has two pins, C2CK and C2D. When the communication is idle and used as an input function, the MCU is reset when the C2CK is pulled down for more than 20 us; when the MCU normally works, a 1K ohm resistor is pulled up from the outside. The C2D pin is used as a data pin during C2 communication, and when the communication is idle, the C2D pin can be used as a general GPIO pin. When the slave C2 device detects that a C2 event exists on the C2CK pin, the slave C2 device automatically configures the C2D into a C2 data communication pin, and after communication is completed, the C2D of the slave C2 device can be converted into a general purpose GPIO state.
Meanwhile, in the multi-source agreement MSA of the optical module, such as SFF-8472 MSA of the SFP optical module and INF-8077I MSA of the XFP optical module, the optical module is required to implement a slave I2C device, so that a user can conveniently control and learn the internal state of the optical module through the master I2C device. Therefore, a requirement is put on the electrical interface of the optical module, namely, the electrical interface of the optical module should define an I2C serial digital control interface pin. The I2C bus is a bidirectional two-wire synchronous serial bus developed by Philips. The I2C bus is provided with two pins, namely an SDA pin and an SCL pin, which are bidirectional I/O lines with open-drain output, 4.7k to 10k ohm resistors are pulled up from the outside, and when the I2C bus is idle, two signals are high levels obtained by weak pull-up.
In summary, taking the widely used microprocessor MCUs of the C8051Fxx series and EFM8xxx series of the silalabs company as an example, an electrical interface of an SFP optical module needs to have both a C2 interface and an I2C interface, and its specific structure is shown in fig. 2.
In the automatic production process of the existing SFP optical module, after the upper computer downloads the MCU firmware through the C2 bus, the optical module usually needs to be self-checked and evaluated through the I2C bus to screen out bad components in advance. However, at present, downloading of firmware through the C2 bus and self-test evaluation of the optical module through the I2C bus must be completed only by using different evaluation boards on two stations, which not only results in low production efficiency of the optical module, but also results in high production cost of the optical module. Therefore, an evaluation board capable of simultaneously realizing time-division multiplexing of the C2 bus and the I2C bus of the optical module is further needed, so as to complete MCU firmware downloading of the C2 bus and optical module self-testing of the I2C bus at one time.
Disclosure of Invention
The invention aims to overcome the problems in the prior art and provides an evaluation board for realizing the time-sharing multiplexing of a C2 bus and an I2C bus of an optical module at the same time, and the invention aims to solve the technical problem of realizing the time-sharing multiplexing of the C2 bus and the I2C bus of the optical module on the same evaluation board at the same time so as to fulfill the aims of downloading MCU firmware of the C2 bus and self-checking of the optical module of the I2C bus at one time.
In order to achieve the purpose, the technical scheme adopted by the invention is as follows:
the utility model provides an realize optical module C2 bus and I2C bus time-sharing multiplexing's aassessment board which characterized in that simultaneously: the power supply board comprises a board body, wherein a microprocessor MCU, a power supply module, a switching module and an isolation resistor are fixedly arranged on the board body, the input end of the switching module is used for being connected with a PC, and the output end of the switching module is respectively connected with the microprocessor MCU and the power supply module; the power supply module is provided with a power line used for being connected with a power supply interface in the optical module, the microprocessor MCU comprises an SDA pin, a C2D pin, an SCL pin and a C2CK pin, wherein the SDA pin is connected with the isolation resistor in series firstly and then connected with the C2D pin in parallel, and after the SDA pin and the C2D pin are connected in parallel, a C2D/SDA signal line used for being connected with the SDA pin in the optical module is fanned out, the SCL pin is fanned out with an SCL signal line used for being connected with the SCL pin in the optical module, and the C2CK pin is fanned out with a C2CK signal line used for being connected with an RS 0pin in the optical module; and a first pull-up resistor is pulled up on the SCL signal wire, a second pull-up resistor is pulled up between the isolation resistor and the SDA pin, and a third pull-up resistor is pulled up on the C2CK signal wire.
The resistance value of the isolation resistor is 1k omega, the resistance values of the first pull-up resistor and the second pull-up resistor are both 4.7-10 k omega, and the resistance value of the third pull-up resistor is 1k omega.
The microprocessor MCU is a C8051F320 type microcontroller.
And the plate body is provided with an optical module socket for fixing an optical module.
The invention has the advantages that:
1. according to the invention, the microprocessor MCU, the power supply module, the switching module and the pull-up resistor are arranged on the board body, and the time-sharing multiplexing of the C2 bus and the I2C bus of the optical module can be simultaneously realized on the same evaluation board by specifically setting and connecting the microprocessor MCU, the power supply module, the switching module, the isolation resistor and the pull-up resistor, so that the purposes of downloading MCU firmware of the C2 bus and self-checking of the optical module of the I2C bus can be completed at one time, the production efficiency of the optical module is effectively improved, and the production cost of the optical module is effectively reduced.
2. The invention is provided with an isolation resistor and three pull-up resistors, wherein, because the C2D signal should not have pull-up, but if the C2D signal is directly connected with the SDA signal, the pull-up which the SDA signal should have is introduced, and if the R126=0 Ω, the I2C communication is normal but the C2 communication fails, so the isolation resistor can isolate the SDA signal of the I2C bus in the optical module from the C2D signal of the C2 bus, and the C2 communication failure is avoided. The first pull-up resistor and the second pull-up resistor are necessary pulls up for the I2C bus, causing the bus signal to assume a high level when both the master I2C device and the slave I2C device release the bus. The third pull-up resistor is a pull-up resistor necessary for the C2 bus to ensure that the C2CK is high when the master C2 device does not control the C2 bus, preventing the slave C2 device from being triggered to reset by the low C2 CK. The resistance values of the first pull-up resistor, the second pull-up resistor and the third pull-up resistor are specified by an I2C bus protocol or a C2 bus protocol, the resistance value of the isolation resistor is estimated and measured according to the overall requirements of the I2C bus protocol on signal quality, and each resistor adopts a specific resistance value, so that the protocol is met, and normal communication is ensured.
3. According to the optical module socket on the board body, the optical module socket ensures that the optical module has better stability when being connected with the microprocessor, and ensures that the optical module has better stability when being downloaded with firmware and evaluated self-checking on the evaluation board.
Drawings
Fig. 1 is a schematic circuit diagram of the present invention.
Fig. 2 is a schematic structural diagram of a conventional optical module.
Detailed Description
The invention discloses an evaluation board for simultaneously realizing time-sharing multiplexing of an optical module C2 bus and an I2C bus, which comprises a board body, wherein a microprocessor MCU, a power supply module, a switching module and an isolation resistor are fixedly arranged on the board body, the input end of the switching module is used for being connected with a PC, and the output end of the switching module is respectively connected with the microprocessor MCU and the power supply module; the power supply module is provided with a power line used for being connected with a power supply interface in the optical module, the microprocessor MCU comprises an SDA pin, a C2D pin, an SCL pin and a C2CK pin, wherein the SDA pin is connected with the isolation resistor in series firstly and then connected with the C2D pin in parallel, and after the SDA pin and the C2D pin are connected in parallel, a C2D/SDA signal line used for being connected with the SDA pin in the optical module is fanned out, the SCL pin is fanned out with an SCL signal line used for being connected with the SCL pin in the optical module, and the C2CK pin is fanned out with a C2CK signal line used for being connected with an RS 0pin in the optical module; and a first pull-up resistor is pulled up on the SCL signal line, a second pull-up resistor is pulled up between the isolation resistor and the SDA pin, and a third pull-up resistor is pulled up on the C2CK signal line. Further, the isolation resistor is preferably set to have a resistance of 1k Ω, the first pull-up resistor and the second pull-up resistor are each preferably set to have a resistance of 4.7 to 10k Ω, and the third pull-up resistor is preferably set to have a resistance of 1k Ω.
Specifically, as shown in fig. 1, the C8051F320 microcontroller is a microprocessor MCU, a USB 4PIN Socket is a conversion module, a DC-DC is a power supply module, a PIN30 on the microprocessor MCU is an SDA PIN, a PIN11 is a C2D PIN, a PIN29 is an SCL PIN, a PIN12 is a C2CK PIN, R126 is an isolation resistor, and R101, R102, and R105 are respectively a first pull-up resistor, a second pull-up resistor, and a third pull-up resistor. In the optical module, PINs 15 and 16 are Vcc PINs for connecting with a power line in the optical module, PIN4 is an SDA PIN of the optical module, PIN5 is an SCL PIN of the optical module, and PIN7 is an RS 0PIN of the optical module.
In this embodiment, in order to facilitate the stability of the optical module during firmware download and evaluation, it is preferable that the optical module for fixing the optical module is disposed on the boardAnd the optical module socket is matched with the optical module and can stably fix the optical module on the plate body. In addition, because the power line, the C2D/SDA signal line, the SCL signal line and the C2CK signal line are all connected with the optical module during downloading firmware and evaluating, the connecting ends of the power line, the C2D/SDA signal line, the SCL signal line and the C2CK signal line can be correspondingly arranged on one side of the corresponding pins of the optical module, and after the optical module is inserted into the optical module socket of the plate body, the optical module is connected with the optical moduleThe power line, the C2D/SDA signal line, the SCL signal line and the C2CK signal line are respectively and stably connected with corresponding pins on the optical module.
In the scheme, the input end of the switching module is connected with a PC (personal computer), when firmware is downloaded, the microprocessor MCU on the plate body simulates a main C2 device to download the firmware to the MCU of the optical module, and at the moment, the C2 channel is a C2 interface from the main C2 device to the optical module MCU, which is simulated by the PC to the microprocessor MCU on the plate body. When I2C communication is carried out, a microprocessor MCU on the board body simulates a main I2C device to access an MCU of the optical module, and at the moment, an I2C channel is an I2C interface from the main I2C device simulated by a PC to the microprocessor MCU on the board body to the optical module MCU. It should be noted that, each time the C2 communication is completed, the microprocessor MCU should set its C2D pin to a high-impedance state, so as to avoid the push-pull output of 0 level to affect the I2C communication. Similarly, when the I2C communication is completed each time, the microprocessor MCU should set its SDA pin to a high-impedance state, so as to avoid pushing and pulling the output 0 level to affect the C2 communication.
It should be noted that: the C2CK of the optical module MCU is connected in series to PIN7 (RS 0 PIN) of an electrical interface of the optical module MCU through an Rs, wherein the Rs can be a 0-ohm resistor or a short-circuit flying needle with double bonding pads (only when the firmware is downloaded, a needle bed is dropped to short circuit two ends of the Rs, the flying needle is used instead of the 0-ohm resistor, and the 0-ohm resistor is welded when the firmware is downloaded, so a procedure is added in a subsequent procedure to weld the 0-ohm resistor). If Rs welds a 0 ohm resistor when downloading firmware, then this 0 ohm resistor must be welded off after the end of the hook-in download due to the inherent characteristics of the C2CK pin of microprocessor MCUs of the C8051Fxx series and EFM8xxx series of silalabs inc — causing the MCU to reset as long as the C2CK low time exceeds 20 us. Therefore, the short circuit state caused by the resistance of the Rs is only effective when the firmware is downloaded, and the short circuit state must be disconnected when the firmware is in normal operation, so that abnormal resetting of the MCU caused by sudden change of the external state of the PIN7 PIN of the electrical interface of the optical module is avoided.
In summary, the invention can realize time-division multiplexing of the C2 bus and the I2C bus of the optical module on the same evaluation board by performing specific setting and specific connection relation on the microprocessor MCU, the power supply module, the switching module, the isolation resistor and the pull-up resistor, thereby achieving the purpose of downloading the MCU firmware of the C2 bus and self-testing the optical module of the I2C bus at one time.
While the invention has been described with reference to specific embodiments, any feature disclosed in this specification may be replaced by alternative features serving the same, equivalent or similar purpose, unless expressly stated otherwise; all of the disclosed features, or all of the method or process steps, may be combined in any combination, except mutually exclusive features and/or steps.

Claims (4)

1. The utility model provides an realize optical module C2 bus and I2C bus time-sharing multiplexing's aassessment board which characterized in that simultaneously: the power supply board comprises a board body, wherein a microprocessor MCU, a power supply module, a switching module and an isolation resistor are fixedly arranged on the board body, the input end of the switching module is used for being connected with a PC, and the output end of the switching module is respectively connected with the microprocessor MCU and the power supply module; the power supply module is provided with a power line used for being connected with a power supply interface in the optical module, the microprocessor MCU comprises an SDA pin, a C2D pin, an SCL pin and a C2CK pin, wherein the SDA pin is connected with the isolation resistor in series firstly and then connected with the C2D pin in parallel, and after the SDA pin and the C2D pin are connected in parallel, a C2D/SDA signal line used for being connected with the SDA pin in the optical module is fanned out, the SCL pin is fanned out with an SCL signal line used for being connected with the SCL pin in the optical module, and the C2CK pin is fanned out with a C2CK signal line used for being connected with an RS 0pin in the optical module; and a first pull-up resistor is pulled up on the SCL signal line, a second pull-up resistor is pulled up between the isolation resistor and the SDA pin, and a third pull-up resistor is pulled up on the C2CK signal line.
2. The assessment board for realizing time-sharing multiplexing of the C2 bus and the I2C bus of the optical module according to claim 1, wherein: the resistance value of the isolation resistor is 1k omega, the resistance values of the first pull-up resistor and the second pull-up resistor are both 4.7-10 k omega, and the resistance value of the third pull-up resistor is 1k omega.
3. The evaluation board according to claim 1, wherein the evaluation board is configured to implement time-division multiplexing of a C2 bus and an I2C bus of an optical module simultaneously, and is further configured to: the microprocessor MCU is a C8051F320 type microcontroller.
4. The evaluation board according to claim 1, wherein the evaluation board is configured to implement time-division multiplexing of a C2 bus and an I2C bus of an optical module simultaneously, and is further configured to: and the plate body is provided with an optical module socket for fixing an optical module.
CN202010381325.4A 2020-05-08 2020-05-08 Evaluation board for simultaneously realizing time-sharing multiplexing of C2 bus and I2C bus of optical module Active CN111538630B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010381325.4A CN111538630B (en) 2020-05-08 2020-05-08 Evaluation board for simultaneously realizing time-sharing multiplexing of C2 bus and I2C bus of optical module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010381325.4A CN111538630B (en) 2020-05-08 2020-05-08 Evaluation board for simultaneously realizing time-sharing multiplexing of C2 bus and I2C bus of optical module

Publications (2)

Publication Number Publication Date
CN111538630A CN111538630A (en) 2020-08-14
CN111538630B true CN111538630B (en) 2023-02-21

Family

ID=71979296

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010381325.4A Active CN111538630B (en) 2020-05-08 2020-05-08 Evaluation board for simultaneously realizing time-sharing multiplexing of C2 bus and I2C bus of optical module

Country Status (1)

Country Link
CN (1) CN111538630B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113258993B (en) * 2021-07-14 2021-11-19 深圳市迅特通信技术股份有限公司 Communication interface circuit and control device of PAM4 optical module
CN113630186B (en) * 2021-09-15 2022-09-16 青岛海信宽带多媒体技术有限公司 Optical module and communication method

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202600408U (en) * 2012-03-14 2012-12-12 苏州大学 Hardware evaluation board of micro control unit
CN103401605A (en) * 2013-07-12 2013-11-20 青岛海信宽带多媒体技术有限公司 Normal-temperature debugging system based on hot-pluggable optical module and normal-temperature debugging method
CN204731586U (en) * 2015-07-01 2015-10-28 四川泰瑞创通讯技术有限公司 Possesses the optical module of blocked operation under C2 debugging mode and normal mode of operation
CN108363577A (en) * 2018-02-01 2018-08-03 四川泰瑞创通讯技术股份有限公司 The device of automatic classifying downloaded optical module firmware program
CN109617616A (en) * 2018-12-27 2019-04-12 成都迪谱光电科技有限公司 One kind is tunable burst optical module and its implementation
CN110456210A (en) * 2019-09-16 2019-11-15 西安太世德航空电器有限公司 1553B network-bus trouble point checking method, apparatus and system

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202600408U (en) * 2012-03-14 2012-12-12 苏州大学 Hardware evaluation board of micro control unit
CN103401605A (en) * 2013-07-12 2013-11-20 青岛海信宽带多媒体技术有限公司 Normal-temperature debugging system based on hot-pluggable optical module and normal-temperature debugging method
CN204731586U (en) * 2015-07-01 2015-10-28 四川泰瑞创通讯技术有限公司 Possesses the optical module of blocked operation under C2 debugging mode and normal mode of operation
CN108363577A (en) * 2018-02-01 2018-08-03 四川泰瑞创通讯技术股份有限公司 The device of automatic classifying downloaded optical module firmware program
CN109617616A (en) * 2018-12-27 2019-04-12 成都迪谱光电科技有限公司 One kind is tunable burst optical module and its implementation
CN110456210A (en) * 2019-09-16 2019-11-15 西安太世德航空电器有限公司 1553B network-bus trouble point checking method, apparatus and system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
单片机I~2C总线和SPI接口总线复用方法研究;房向荣;《微电机》;20110728(第07期);112-115 *
用于光收发模块的I~2C总线极限测试控制器;柯昆等;《光通信研究》;20150228(第01期);35-38 *

Also Published As

Publication number Publication date
CN111538630A (en) 2020-08-14

Similar Documents

Publication Publication Date Title
CN111538630B (en) Evaluation board for simultaneously realizing time-sharing multiplexing of C2 bus and I2C bus of optical module
US9128691B2 (en) Method and terminal for selecting internal circuit according to USB interface status
US9123442B2 (en) Testing device
CN112306952A (en) Mainboard and server
CN108880674A (en) A kind of optical module for local loopback test
CN204464651U (en) Safety socket
US8781332B2 (en) Optical transceiver module, optical transmission device, and optical transmission method
CN210776245U (en) Optical module
CN207337386U (en) A kind of server master board test device
CN101145805B (en) A testing device and method for up-pull resistance input signal cable
CN104820623A (en) Hardware watchdog system of vehicle controller
CN116243147B (en) PAD function matrix-based integrated control chip peripheral self-test method and device
CN218122638U (en) Abnormal state alarm circuit of server
CN115656876B (en) Micro short circuit test circuit and test method
CN208581235U (en) A kind of optical module for local loopback test
KR20150051791A (en) Electronic device and method for checking connected state of signal line thereof
CN111157873A (en) Intelligent PCBA program downloading and PCBA automatic testing system applied to industrial production
CN213365511U (en) Mainboard and server
CN205139898U (en) Thing networking hardware development board
CN113608938A (en) I2C bus debugging device, system and method
TWI650564B (en) Test device and method for universal serial bus C-type adapter
CN220570548U (en) Multifunctional hardware testing tool
CN216748731U (en) Detection circuit, interface link tooling plate and detection system
CN203643521U (en) I2C bus test tool
CN211580131U (en) Testing device for SFP + interface of switch

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20210728

Address after: 610000 Room 101, floor 1, building 2, No. 11, Tianying Road, hi tech Zone, Chengdu, Sichuan

Applicant after: Chengdu Rongbo Communication Technology Co.,Ltd.

Address before: 611731 No.1, 3 / F, building 7, No.199, West District Avenue, high tech Zone (West District), Chengdu, Sichuan

Applicant before: DIPPER OPTICS TECHNOLOGY Ltd.

GR01 Patent grant
GR01 Patent grant