CN111475385A - NVME hard disk backboard lighting system and method supporting mixed insertion of cables - Google Patents

NVME hard disk backboard lighting system and method supporting mixed insertion of cables Download PDF

Info

Publication number
CN111475385A
CN111475385A CN202010154867.8A CN202010154867A CN111475385A CN 111475385 A CN111475385 A CN 111475385A CN 202010154867 A CN202010154867 A CN 202010154867A CN 111475385 A CN111475385 A CN 111475385A
Authority
CN
China
Prior art keywords
hard disk
addr0
connectors
cpu
addr1
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010154867.8A
Other languages
Chinese (zh)
Other versions
CN111475385B (en
Inventor
邓文博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Inspur Intelligent Technology Co Ltd
Original Assignee
Suzhou Inspur Intelligent Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Inspur Intelligent Technology Co Ltd filed Critical Suzhou Inspur Intelligent Technology Co Ltd
Priority to CN202010154867.8A priority Critical patent/CN111475385B/en
Publication of CN111475385A publication Critical patent/CN111475385A/en
Application granted granted Critical
Publication of CN111475385B publication Critical patent/CN111475385B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/32Monitoring with visual or acoustical indication of the functioning of the machine
    • G06F11/324Display of status information
    • G06F11/325Display of status information by lamps or LED's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Circuit Arrangement For Electric Light Sources In General (AREA)

Abstract

The invention provides a cable hybrid-insertion-supporting NVME hard disk backboard lighting system which comprises a mainboard, an NVME backboard and a slim line cable, wherein the mainboard comprises a plurality of CPUs and a plurality of first connectors, the CPUs are connected with the first connectors in a one-to-one corresponding mode, the NVME backboard comprises a CP L D, a plurality of second connectors and a plurality of hard disks, the second connectors are connected with the first connectors in a one-to-one corresponding mode through the slim line cable, two ends of the slim line cable are respectively provided with a spare sideband port, the spare sideband port of the slim line cable connected with the first connectors is grounded or externally connected with a power supply, the spare sideband port of the slim line cable connected with the second connectors is connected with L D, and each second connector is connected with at least one hard disk.

Description

NVME hard disk backboard lighting system and method supporting mixed insertion of cables
Technical Field
The invention belongs to the technical field of hard disk backboard design, and particularly relates to a lighting system and method for an NVME hard disk backboard supporting mixed insertion of cables.
Background
With the advent of artificial intelligence and the big data era, massive data needs to be transmitted and processed quickly, and NVME has come into play as a high-speed and low-delay storage protocol and is applied more and more widely.
In the design of supporting 8 NVME hard disk backplanes, a high-speed signal PCIE is transmitted to the hard disk backplanes from a mainboard through a slim line cable, lighting information of an NVME hard disk is sourced from a CPU and is transmitted to a back panel CP L D through a single connector, and the lighting information is analyzed by the CP L D and then is used for lighting the NVME hard disk.
In the conventional scheme, each CPU needs to transmit a set of PCIE X8 signals to a hard disk backplane, and also needs to connect respective VPP signals to a backplane CP L D, as shown in fig. 1, a CPU0 outputs a set of PCIE X8 signals to a J1 connector of the hard disk backplane through a slimline cable, a J1 then transmits PCIE X8 signals to two NVME hard disks, a VPP signal of a CPU0 is transmitted to a CP L D through a separate connector, the CP L D analyzes the VPP signal of a CPU0 and turns on the hard disk, a CPU1, a CPU2, a CPU3 and a CPU0 are similar to the conventional scheme.
The existing scheme can meet the requirement that 4 CPU main boards are matched with 8 NVME hard disks, but because the connector and the cable assembly relation need to be fixed, the situation of assembly error easily exists in batch production, the lighting function of the NVME hard disks is disordered, and the difficulty of assembly and maintenance is increased.
Disclosure of Invention
In view of the above disadvantages in the prior art, the present invention provides a lighting system and method for NVME hard disk backplane supporting mixed cable insertion to solve the above technical problems.
The invention provides a lighting system of an NVME hard disk backboard supporting mixed insertion of cables, which comprises a mainboard, an NVME backboard and a slim cable, wherein the mainboard comprises a plurality of CPUs and a plurality of first connectors, the CPUs are connected with the first connectors in a one-to-one corresponding mode, the NVME backboard comprises a CP L D, a plurality of second connectors and a plurality of hard disks, the second connectors are connected with the first connectors in a one-to-one corresponding mode through the slim cable, spare sideband ports are respectively arranged at two ends of the slim cable, the spare sideband ports of the slim cable connected with the first connectors are grounded or externally connected with a power supply, the spare sideband ports of the slim cable connected with the second connectors are connected with a CP L D, and each second connector is connected with at least one hard disk.
Furthermore, each hard disk is provided with a hard disk indicator light, the hard disk indicator light is connected with the plurality of CPUs through the CP L D, a PCA9555 chip is arranged in the CP L D, and the PCA9555 chip is connected with the plurality of hard disk indicator lights connected with the CP L D.
Further, the system also includes a baseboard control manager communicatively coupled to the CP L D.
In a second aspect, the invention provides a lighting method for an NVME hard disk backplane supporting mixed cable insertion, including:
defining the two spare sideband signals of the slim cable as ADDR0 and ADDR 1;
establishing a mapping relationship between the high and low level settings of ADDR0 and ADDR1 and the connected CPU;
the CP L D detects ADDR0 and ADDR1, determines a connected CPU according to the mapping relationship, and sets the connected CPU as a target CPU;
CP L D lights up the hard disk corresponding to the target CPU.
Further, the establishing a mapping relationship between the high and low level settings of ADDR0 and ADDR1 and the connected CPU includes:
setting high and low levels of the ADDR0 and the ADDR1 respectively to obtain a setting result;
and the setting result is in one-to-one correspondence with the address of the CPU, and the address is mapped to the unique CPU.
Further, the setting result includes:
ADDR0 and ADDR1 are both low, ADDR0 is low and ADDR1 is high, ADDR0 is high and ADDR1 is low and ADDR0 and ADDR1 are both high.
Further, the method also comprises the step that the CP L D analyzes the VPP signal sent by the target CPU, and the hard disk is lighted up according to the analyzed VPP signal.
The beneficial effect of the invention is that,
the invention provides a system and a method for lighting an NVME hard disk backboard supporting mixed insertion of cables, which distinguish addresses of CPUs by defining two spare sideband signals of slim cables, determine the specifically connected CPUs through CP L D, and then analyze VPP signals of the CPUs to light the hard disk.
In addition, the invention has reliable design principle, simple structure and very wide application prospect.
Drawings
In order to more clearly illustrate the embodiments or technical solutions in the prior art of the present invention, the drawings used in the description of the embodiments or prior art will be briefly described below, and it is obvious for those skilled in the art that other drawings can be obtained based on these drawings without creative efforts.
FIG. 1 is a schematic diagram of the prior art structure of the present application;
FIG. 2 is a schematic block diagram of a system according to an embodiment of the present application;
FIG. 3 is a schematic block diagram of a system according to an embodiment of the present application;
FIG. 4 is a schematic connection diagram of a spare sideband port of a first connector according to one embodiment of the present application;
FIG. 5 is a block flow diagram of a method of one embodiment of the present application;
FIG. 6 is a diagram of a spare sideband signal definition for one embodiment of the present application;
Detailed Description
In order to make those skilled in the art better understand the technical solution of the present invention, the technical solution in the embodiment of the present invention will be clearly and completely described below with reference to the drawings in the embodiment of the present invention, and it is obvious that the described embodiment is only a part of the embodiment of the present invention, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that the embodiments and features of the embodiments may be combined with each other without conflict.
In the description of the present invention, it is to be understood that the terms "first", "second", and the like are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implying any number of technical features indicated. Thus, a feature defined as "first," "second," etc. may explicitly or implicitly include one or more of that feature. In the description of the present invention, "a plurality" means two or more unless otherwise specified.
In the description of the present invention, it should be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; can be mechanically or electrically connected; they may be connected directly or indirectly through intervening media, or they may be interconnected between two elements. The specific meaning of the above terms in the present invention can be understood by those of ordinary skill in the art through specific situations.
The present invention will be described in detail below with reference to the embodiments with reference to the attached drawings.
Example 1
As shown in fig. 2, the embodiment provides a lighting system of an NVME hard disk backplane supporting mixed insertion of cables, which includes a motherboard, an NVME backplane, and a slimline cable, where the motherboard includes a plurality of CPUs and a plurality of first connectors, the CPUs are connected with the first connectors in a one-to-one correspondence, the NVME backplane includes a CP L D, a plurality of second connectors, and a plurality of hard disks, the second connectors are connected with the first connectors in a one-to-one correspondence manner through the slimline cable, as shown in fig. 4, both ends of the slimline cable are respectively provided with a spare sideband port, the spare sideband port of the slimline cable connected with the first connector is grounded or an external power supply, the spare sideband port of the slimline cable connected with the second connector is connected with a CP L D, each second connector is connected with at least one hard disk, each hard disk is provided with a hard disk indicator, the hard disk indicator is connected with the CP L D, the CP L D is connected with the plurality of CPUs, and the PCA9555 is connected with a plurality of PCA chips 952.
After a system is powered on, PCIE signals of each CPU are transmitted to a first connector correspondingly connected with the CPU, the first connector is transmitted to a second connector correspondingly connected with the first connector through a slim cable, a CP L D detects signals of a spare sideband port on the second connector, the CPU sending the PCIE signals is judged through the spare sideband signals, the CP L D analyzes VPP signals of the CPU, and a hard disk corresponding to the CPU is lighted according to the analyzed VPP signals.
Example 2
As shown in fig. 3, in this embodiment, a lighting system of NVME hard disk backplane supporting mixed cable insertion is provided, and in this embodiment, a substrate control manager is added in addition to embodiment 1, and the substrate control manager is in communication connection with CP L D.
The embodiment realizes that the BMC can be used for controlling lighting and can also realize BMC software, and is used for controlling lighting when the hardware lighting fails, such as: signal interruption is favorable for improving the success rate of lightening the NVME hard disk backboard
FIG. 3 is a schematic flow chart diagram of a method of one embodiment of the present invention. The execution main body in fig. 3 may be an NVME hard disk backplane lighting system supporting mixed cable insertion.
As shown in fig. 5, the method 100 includes:
defining two spare sideband signals of the slim line cable as ADDR0 and ADDR1, step 110;
step 120, establishing a mapping relation between the high and low level settings of ADDR0 and ADDR1 and the connected CPU;
step 130, the CP L D detects ADDR0 and ADDR1, determines a connected CPU according to the mapping relationship, and sets the connected CPU as a target CPU;
in step 140, CP L D lights the hard disk corresponding to the target CPU.
Optionally, as an embodiment of the present application, the establishing a mapping relationship between the high and low level settings of ADDR0 and ADDR1 and the connected CPU includes:
setting high and low levels of the ADDR0 and the ADDR1 respectively to obtain a setting result;
and the setting result is in one-to-one correspondence with the address of the CPU, and the address is mapped to the unique CPU.
Optionally, as an embodiment of the present application, the setting result includes:
ADDR0 and ADDR1 are both low, ADDR0 is low and ADDR1 is high, ADDR0 is high and ADDR1 is low and ADDR0 and ADDR1 are both high.
Optionally, as an embodiment of the present application, the method further includes the CP L D analyzing a VPP signal sent by the target CPU, and lighting up a hard disk according to the analyzed VPP signal.
In order to facilitate understanding of the NVME hard disk backplane provided by the present invention, the principle of the NVME hard disk backplane lighting method of the present invention is combined with the process of inserting the NVME hard disk cable in the embodiment, and the lighting method of the NVME hard disk backplane provided by the present invention is further described below.
Specifically, the lighting method of the NVME hard disk backplane supporting mixed cable insertion includes:
defining two spare sideband signals of the slim line cable as ADDR0 and ADDR 1S 1;
as shown in fig. 6, the present invention defines 2 spare sideband signals of the slim line cable, defined as ADDR0 and ADDR1, in the format: the method is characterized in that ADDR [1:0] ═ 00, ADDR [1:0] ═ 01, ADDR [1:0] ═ 10, ADDR [1:0] ═ 11 and ADDR0 and ADDR1 are used for distinguishing the addresses of the CPU.
S2, establishing the mapping relation between the high and low level settings of the ADDR0 and the ADDR1 and the connected CPU;
as shown in FIG. 6, by setting the correspondence of ADDR [1:0] to the high and low level settings and CPUs, unique corresponding CPUs can be found by ADDR0 and ADDR 1.
S3 and CP L D detect ADDR0 and ADDR1, determine connected CPUs according to the mapping relation and set the connected CPUs as target CPUs;
after the system is powered on, a PCIE signal of the CPU is transmitted to the first connector, the first connector is transmitted to the second connector of the hard disk backplane through a slimline cable, and the CP L D detects that ADDR [1:0] of the second connector is 00, that is, it is recognized that the PCIE signal transmitted by the connector comes from the CPU0, then the CPU0 is the target CPU, and the second connector is the target connector.
S4 and CP L D light the hard disk corresponding to the target CPU.
CP L D analyzes the VPP signal transmitted from the target CPU, and lights up the hard disk connected to the target connector according to the analyzed VPP signal.
Although the present invention has been described in detail by referring to the drawings in connection with the preferred embodiments, the present invention is not limited thereto. Various equivalent modifications or substitutions can be made on the embodiments of the present invention by those skilled in the art without departing from the spirit and scope of the present invention, and these modifications or substitutions are within the scope of the present invention/any person skilled in the art can easily conceive of the changes or substitutions within the technical scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.

Claims (7)

1. A lighting system of an NVME hard disk backboard supporting mixed insertion of cables is characterized by comprising a mainboard, an NVME backboard and a slim cable, wherein the mainboard comprises a plurality of CPUs and a plurality of first connectors, the CPUs are connected with the first connectors in a one-to-one corresponding mode, the NVME backboard comprises a CP L D, a plurality of second connectors and a plurality of hard disks, the second connectors are connected with the first connectors in a one-to-one corresponding mode through the slim cable, spare sideband ports are arranged at two ends of the slim cable respectively, the spare sideband ports of the slim cable connected with the first connectors are grounded or externally connected with a power supply, the spare sideband ports of the slim CP cable connected with the second connectors are connected with L D, and each second connector is connected with at least one hard disk.
2. The system of claim 1, wherein each hard disk is provided with a hard disk indicator, the hard disk indicator is connected with the CP L D and the CPUs, the CP L D is provided with a PCA9555 chip, and the PCA9555 chip is connected with the CP L D and hard disk indicator.
3. The system of claim 1, further comprising a baseboard control manager, wherein the baseboard control manager is communicatively connected to CP L D.
4. A lighting method for an NVME hard disk backboard supporting mixed insertion of cables is characterized by comprising the following steps:
defining the two spare sideband signals of the slim cable as ADDR0 and ADDR 1;
establishing a mapping relationship between the high and low level settings of ADDR0 and ADDR1 and the connected CPU;
the CP L D detects ADDR0 and ADDR1, determines a connected CPU according to the mapping relationship, and sets the connected CPU as a target CPU;
CP L D lights up the hard disk corresponding to the target CPU.
5. The method as claimed in claim 4, wherein the establishing a mapping relationship between high and low level settings of ADDR0 and ADDR1 and the connected CPU comprises:
setting high and low levels of the ADDR0 and the ADDR1 respectively to obtain a setting result;
and the setting result is in one-to-one correspondence with the address of the CPU, and the address is mapped to the unique CPU.
6. The method for lighting the NVME hard disk backboard supporting mixed cable insertion according to claim 5, wherein the setting result comprises:
ADDR0 and ADDR1 are both low, ADDR0 is low and ADDR1 is high, ADDR0 is high and ADDR1 is low and ADDR0 and ADDR1 are both high.
7. The method for lighting the NVME hard disk backboard supporting the mixed insertion of cables as claimed in claim 4, further comprising the CP L D analyzing the VPP signal sent by the target CPU and lighting the hard disk according to the analyzed VPP signal.
CN202010154867.8A 2020-03-08 2020-03-08 NVME hard disk backboard lighting system and method supporting cable mixed insertion Active CN111475385B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010154867.8A CN111475385B (en) 2020-03-08 2020-03-08 NVME hard disk backboard lighting system and method supporting cable mixed insertion

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010154867.8A CN111475385B (en) 2020-03-08 2020-03-08 NVME hard disk backboard lighting system and method supporting cable mixed insertion

Publications (2)

Publication Number Publication Date
CN111475385A true CN111475385A (en) 2020-07-31
CN111475385B CN111475385B (en) 2023-01-10

Family

ID=71747218

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010154867.8A Active CN111475385B (en) 2020-03-08 2020-03-08 NVME hard disk backboard lighting system and method supporting cable mixed insertion

Country Status (1)

Country Link
CN (1) CN111475385B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113190084A (en) * 2021-03-25 2021-07-30 山东英信计算机技术有限公司 Hard disk backboard connecting method and device supporting hard disks with various bit widths
CN113609035A (en) * 2021-06-29 2021-11-05 苏州浪潮智能科技有限公司 Device and method for realizing fool-proofing of hard disk backplane cable
CN113849234A (en) * 2021-09-24 2021-12-28 联想(北京)有限公司 Connection state identification method and electronic equipment

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107729220A (en) * 2017-09-27 2018-02-23 郑州云海信息技术有限公司 A kind of design method for realizing more NVMe hard disk backboards lightings
CN108829567A (en) * 2018-05-29 2018-11-16 郑州云海信息技术有限公司 Support the monolithic NVMe hard disk backboard of dual lighting and the ignition method of hard disk backboard

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107729220A (en) * 2017-09-27 2018-02-23 郑州云海信息技术有限公司 A kind of design method for realizing more NVMe hard disk backboards lightings
CN108829567A (en) * 2018-05-29 2018-11-16 郑州云海信息技术有限公司 Support the monolithic NVMe hard disk backboard of dual lighting and the ignition method of hard disk backboard

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113190084A (en) * 2021-03-25 2021-07-30 山东英信计算机技术有限公司 Hard disk backboard connecting method and device supporting hard disks with various bit widths
CN113190084B (en) * 2021-03-25 2023-08-08 山东英信计算机技术有限公司 Method and device for connecting hard disk backboard supporting multiple-bit-width hard disks
CN113609035A (en) * 2021-06-29 2021-11-05 苏州浪潮智能科技有限公司 Device and method for realizing fool-proofing of hard disk backplane cable
CN113609035B (en) * 2021-06-29 2023-07-14 苏州浪潮智能科技有限公司 Device and method for realizing fool-proof of hard disk backboard cable
CN113849234A (en) * 2021-09-24 2021-12-28 联想(北京)有限公司 Connection state identification method and electronic equipment

Also Published As

Publication number Publication date
CN111475385B (en) 2023-01-10

Similar Documents

Publication Publication Date Title
CN111475385A (en) NVME hard disk backboard lighting system and method supporting mixed insertion of cables
US9141152B2 (en) Interface card mount
US7356431B2 (en) Method for testing an input/output functional board
US20060140211A1 (en) Blade server system with a management bus and method for managing the same
US20030046470A1 (en) Method and apparatus for hot-swapping a hard disk drive
CN113849045B (en) Backboard and computer equipment
CN112486873A (en) Method and system for automatically identifying VPP address
WO2020134340A1 (en) Hard drive extension system and electronic device
CN111966419A (en) Method and device for automatically distributing VPP (virtual private Point) addresses by signal conditioning equipment
CN112069766A (en) Method and device for reducing cables of hard disk backboard in server
CN115167629A (en) Double-circuit server CPU mainboard
CN115981971A (en) Lighting method of server hard disk and server
CN113110978B (en) Hard disk backboard lamp control device and method
CN213276460U (en) Double-circuit server mainboard and server
US20080160811A1 (en) Automatic configuration of an interface to a host or client
US11093431B2 (en) Automated device discovery system
TWI689814B (en) Server hard disk indicator control system and control method
CN112463547A (en) High-density server system state indicating device and indicating method
CN111737174A (en) Tri-mode RAID function compatible hard disk backplane and design method thereof
CN112306938A (en) Hot plug method and device for OCP card and multi-host card
CN211454416U (en) VPX 3U computer mainboard based on explain 121 treater
CN220526320U (en) Upgrade system of multiprocessor
CN213276522U (en) Server mainboard and one-way server
CN219349503U (en) Implementation system of reinforced storage main control board based on Feiteng S2500 processor
CN114756484B (en) Backboard and main board connection port identification system, method and server

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant