CN111460754B - Impedance checking method - Google Patents

Impedance checking method Download PDF

Info

Publication number
CN111460754B
CN111460754B CN201910716538.5A CN201910716538A CN111460754B CN 111460754 B CN111460754 B CN 111460754B CN 201910716538 A CN201910716538 A CN 201910716538A CN 111460754 B CN111460754 B CN 111460754B
Authority
CN
China
Prior art keywords
impedance value
impedance
rule
software
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910716538.5A
Other languages
Chinese (zh)
Other versions
CN111460754A (en
Inventor
张琳韦
朱政辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pegatron Corp
Original Assignee
Pegatron Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pegatron Corp filed Critical Pegatron Corp
Publication of CN111460754A publication Critical patent/CN111460754A/en
Application granted granted Critical
Publication of CN111460754B publication Critical patent/CN111460754B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

一种阻抗检查的方法。于布线软件中,以预定义格式来制定线段设定规则的规则名称,规则名称包括目标阻抗值,线段设定规则包含多个线路的线距信息及线宽信息。利用萃取软件自布局设计图中读取线段设定规则,以获得欲进行阻抗计算的多个线路。利用萃取软件自规则名称中获取目标阻抗值,并将目标阻抗值馈入至模拟软件。利用模拟软件计算各线路的阻抗值,并且基于目标阻抗值判断计算后的各线路的阻抗值是否异常。

Figure 201910716538

A method of impedance checking. In the wiring software, the rule name of the line segment setting rule is formulated in a predefined format, the rule name includes the target impedance value, and the line segment setting rule includes line distance information and line width information of multiple lines. Using the extraction software to read the line segment setting rules from the layout design diagram to obtain multiple lines for impedance calculation. Use the extraction software to obtain the target impedance value from the rule name, and feed the target impedance value into the simulation software. Using simulation software to calculate the impedance value of each line, and judge whether the calculated impedance value of each line is abnormal based on the target impedance value.

Figure 201910716538

Description

阻抗检查的方法Method of Impedance Check

技术领域technical field

本发明涉及一种模拟方法,且特别涉及一种阻抗检查的方法。The invention relates to a simulation method, and in particular to a method for impedance inspection.

背景技术Background technique

随着信号的传输速度越来越快,阻抗的控制已被视为最基本也是最重要的一环,当印刷电路板(Printed circuit board,PCB)的布线(layout routing)阻抗控制得宜,信号反射能量就越小。而能量损失小,信号的品质就好。因此,要生产一个品质良好的产品,在对印刷电路板进行布局时,阻抗控制显得格外重要。As the transmission speed of the signal becomes faster and faster, the control of impedance has been regarded as the most basic and important part. When the impedance of the layout routing of the printed circuit board (PCB) is properly controlled, the signal reflection The energy is less. And the energy loss is small, and the quality of the signal is good. Therefore, in order to produce a good quality product, impedance control is extremely important when laying out a printed circuit board.

以现今的科技来说,大多数的印刷电路板内都会有阻抗控制线,举凡设计天线走线、通用序列总线(Universal Serial Bus,USB)、移动产业处理器接口(Mobile IndustryProcessor Interface,MIPI)、高画质多媒体接口(High Definition MultimediaInterface,HDMI)、时脉(Clock)、序列先进技术附件(Serial Advanced TechnologyAttachment,SATA)、快速周边组件互连(PCI Express,PCIe)、显示端(DisplayPort,DP)等,皆需要做阻抗控制。With today's technology, most printed circuit boards will have impedance control lines, such as designing antenna lines, Universal Serial Bus (Universal Serial Bus, USB), Mobile Industry Processor Interface (Mobile Industry Processor Interface, MIPI), High Definition Multimedia Interface (HDMI), Clock (Clock), Serial Advanced Technology Attachment (Serial Advanced Technology Attachment, SATA), Fast Peripheral Component Interconnect (PCI Express, PCIe), Display Port (DisplayPort, DP) etc., all need to do impedance control.

而目前业界欲做阻抗检查的流程如下。先购买软件,之后请软件厂商对员工进行训练。在训练完之后,员工还需要时间练习操作,在对软件的熟悉度够高后才能开始替公司专案进行阻抗检查的服务。而执行检查前仍需要准备大量的数据,例如,列出欲检查的线路名称、列出每个片段,倘若有流水号也是要列出来。然而,由于每条线路(net)的阻抗要求判定通过(pass)/失败(fail)标准不一样,因此各线路的目标阻抗值也要列出来才能开始执行模拟,最后产生报告。The current process of impedance inspection in the industry is as follows. Buy the software first, and then ask the software manufacturer to train the employees. After the training, employees still need time to practice the operation, and only after they are familiar with the software high enough can they start the impedance inspection service for the company's project. However, a large amount of data still needs to be prepared before performing the inspection, for example, list the name of the line to be inspected, list each segment, and list the serial number if there is one. However, since the impedance of each line (net) requires different pass/fail criteria, the target impedance value of each line must also be listed to start the simulation and finally generate a report.

上述传统方式存在下述问题:必须熟悉软件的人才能进行阻抗检查的动作,并且人工整理阻抗控制需求的线路数据不仅花费许多时间,甚至可能由于人为疏失而产生数据遗漏。The above-mentioned traditional methods have the following problems: Only those who are familiar with the software can carry out the action of impedance inspection, and manually sorting out the line data required for impedance control not only takes a lot of time, but may even cause data omission due to human error.

发明内容Contents of the invention

本发明提供一种阻抗检查的方法,对布线软件与模拟软件进行自动化系统整合,可节省人力并降低人为疏失的问题。The invention provides a method for impedance inspection, which integrates wiring software and simulation software in an automatic system, which can save manpower and reduce the problem of human error.

本发明的阻抗检查的方法,包括:于布线软件中,以预定义格式来制定线段设定规则的规则名称并存储至布局设计图,其中规则名称中包括目标阻抗值,而线段设定规则包含多个线路的线距信息及线宽信息;利用萃取软件自布局设计图中读取线段设定规则,以获得欲进行阻抗计算的多个线路(net);利用萃取软件自布局设计图的规则名称中获取目标阻抗值,并将目标阻抗值馈入至模拟软件;以及利用模拟软件计算各线路的阻抗值,并且基于目标阻抗值判断计算后的各线路的阻抗值是否异常。The impedance checking method of the present invention includes: in the wiring software, formulate the rule name of the line segment setting rule in a predefined format and store it in the layout design drawing, wherein the rule name includes the target impedance value, and the line segment setting rule includes Line spacing information and line width information of multiple lines; use the extraction software to read the line segment setting rules from the layout design drawing to obtain multiple lines (net) for impedance calculation; use the extraction software to self-layout the rules of the layout design drawing Obtain the target impedance value from the name, and feed the target impedance value into the simulation software; and use the simulation software to calculate the impedance value of each line, and judge whether the calculated impedance value of each line is abnormal based on the target impedance value.

在本发明的一实施例中,以预定义格式来制定线段设定规则的规则名称还包括:基于预定义格式,将目标阻抗值设定于规则名称中的特定位置,并且禁止在目标阻抗值之后接续数字。In an embodiment of the present invention, formulating the rule name of the line segment setting rule in a predefined format further includes: setting the target impedance value at a specific position in the rule name based on the predefined format, and prohibiting Followed by numbers.

在本发明的一实施例中,所述特定位置为规则名称的起始位置、中间位置以及结束位置其中一个。In an embodiment of the present invention, the specific position is one of the start position, middle position and end position of the rule name.

在本发明的一实施例中,所述阻抗检查的方法还包括:于布线软件中,将具有阻抗控制需求的线路套入至线段设定规则。In an embodiment of the present invention, the impedance checking method further includes: in the wiring software, inserting lines with impedance control requirements into line segment setting rules.

在本发明的一实施例中,于布线软件中,将具有阻抗控制需求的线路套入至线段设定规则之后,倘若判定其中一个线路违反线段设定规则,则发出通知信息。In an embodiment of the present invention, in the wiring software, after the lines with impedance control requirements are included in the line segment setting rules, if it is determined that one of the lines violates the line segment setting rules, a notification message is sent.

在本发明的一实施例中,基于目标阻抗值判断计算后的各线路的阻抗值是否异常的步骤包括:基于目标阻抗值设定目标阻抗范围;判断计算后的各线路的阻抗值是否超出目标阻抗范围;倘若计算后的阻抗值超出目标阻抗范围,则判定对应的线路为异常;以及倘若计算后的阻抗值在目标阻抗范围内,则判定对应的线路通过检查。In an embodiment of the present invention, the step of judging whether the calculated impedance value of each line is abnormal based on the target impedance value includes: setting a target impedance range based on the target impedance value; judging whether the calculated impedance value of each line exceeds the target Impedance range; if the calculated impedance value exceeds the target impedance range, it is determined that the corresponding line is abnormal; and if the calculated impedance value is within the target impedance range, it is determined that the corresponding line passes the inspection.

在本发明的一实施例中,在基于目标阻抗值判断计算后的各线路的阻抗值是否异常之后,产生结果界面,并将结果界面与布局设计图建立连结,以在通过结果界面接收到选取指令时,显示布局设计图,并在布局设计图中标示出对应的位置。In one embodiment of the present invention, after judging whether the calculated impedance value of each line is abnormal based on the target impedance value, a result interface is generated, and a link is established between the result interface and the layout design drawing, so that when the selection is received through the result interface When the command is executed, the layout design diagram is displayed, and the corresponding position is marked in the layout design diagram.

基于上述,可让任何印刷电路板的布线软件与任何计算阻抗的模拟软件成功完成自动化系统整合,进而避免在导入模拟软件的过程中需要人力介入导致浪费时间的问题。Based on the above, any printed circuit board wiring software and any simulation software for calculating impedance can be successfully integrated into an automated system, thereby avoiding the problem of wasting time caused by human intervention in the process of importing simulation software.

为让本发明的上述特征和优点能更明显易懂,下文特举实施例,并配合说明书附图作详细说明如下。In order to make the above-mentioned features and advantages of the present invention more comprehensible, the following specific embodiments are described in detail with reference to the accompanying drawings.

附图说明Description of drawings

图1是依照本发明一实施例的系统架构的方框图。FIG. 1 is a block diagram of a system architecture according to an embodiment of the invention.

图2是依照本发明一实施例的阻抗检查的方法流程图。FIG. 2 is a flowchart of a method for impedance inspection according to an embodiment of the invention.

图3是依照本发明一实施例的布线软件的使用者界面的示意图。FIG. 3 is a schematic diagram of a user interface of the wiring software according to an embodiment of the invention.

图4是依照本发明一实施例的布线软件的界面示意图。FIG. 4 is a schematic diagram of an interface of a wiring software according to an embodiment of the present invention.

图5A是依照本发明一实施例的结果界面的示意图。FIG. 5A is a schematic diagram of a result interface according to an embodiment of the invention.

图5B是依照本发明一实施例的布局设计图的示意图。FIG. 5B is a schematic diagram of a layout design diagram according to an embodiment of the invention.

附图标记说明:Explanation of reference signs:

110:布线软件110: Wiring software

120:萃取软件120: Extraction software

130:模拟软件130: Simulation software

S205、S210、S215、S220:阻抗检查的方法各步骤S205, S210, S215, S220: each step of the method of impedance inspection

310、410:约束规则检查器310, 410: Constraint rule checker

510:结果界面510: Results interface

511:结果选项511: Result Options

520:布局设计图520: Layout design drawing

521:位置521: location

具体实施方式Detailed ways

图1是依照本发明一实施例的系统架构的方框图。在本实施例中,用来实施阻抗检查的方法的系统架构包括布线软件110、萃取软件120以及模拟软件130。FIG. 1 is a block diagram of a system architecture according to an embodiment of the invention. In this embodiment, the system architecture for implementing the method for impedance checking includes routing software 110 , extraction software 120 and simulation software 130 .

本实施例是利用具有运算能力的电子装置来执行。所述电子装置包括处理器、存储装置等设备。在存储装置中存储有布线软件110、萃取软件120以及模拟软件130,处理器驱动布线软件110、萃取软件120以及模拟软件130来实现阻抗检查的方法。This embodiment is implemented by using an electronic device with computing capability. The electronic device includes processors, storage devices and other equipment. The storage device stores the wiring software 110 , the extraction software 120 and the simulation software 130 , and the processor drives the wiring software 110 , the extraction software 120 and the simulation software 130 to realize the impedance inspection method.

所述处理器可采用中央处理单元(Central Processing Unit,CPU)、图像处理单元(Graphic Processing Unit,GPU)、物理处理单元(Physics Processing Unit,PPU)、可程序化的微处理器(Microprocessor)、嵌入式控制芯片、数字信号处理器(Digital SignalProcessor,DSP)、特殊应用集成电路(Application Specific Integrated Circuits,ASIC)或其他类似装置等来实现。所述存储设备是任意形式的固定式或可移动式随机存取存储器(Random Access Memory,RAM)、只读存储器(Read-Only Memory,ROM)、快闪存储器(Flash memory)、安全数字卡(Secure Digital Memory Card,SD)、硬盘或其他类似装置或这些装置的组合。The processor can be a central processing unit (Central Processing Unit, CPU), an image processing unit (Graphic Processing Unit, GPU), a physical processing unit (Physics Processing Unit, PPU), a programmable microprocessor (Microprocessor), Embedded control chip, digital signal processor (Digital Signal Processor, DSP), application specific integrated circuit (Application Specific Integrated Circuits, ASIC) or other similar devices. The storage device is any form of fixed or removable random access memory (Random Access Memory, RAM), read-only memory (Read-Only Memory, ROM), flash memory (Flash memory), secure digital card ( Secure Digital Memory Card (SD), hard disk or other similar devices or a combination of these devices.

图2是依照本发明一实施例的阻抗检查的方法流程图。请同时参照图1及图2,在步骤S205中,于布线软件110中,以预定义格式来制定一线段设定规则的规则名称并将线段设定规则存储至布局设计图(board file)。例如,依据预定义格式利用约束规则(constraintrule)检查器对线段设定规则命名。线段设定规则可限制多个线路的线距信息及线宽信息。在此,预定义格式用以限定在规则名称中包括目标阻抗值。在一实施方式中,布线软件110基于预定义格式,将目标阻抗值设定于规则名称中的特定位置,并且禁止在目标阻抗值之后接续数字,以避免萃取软件120识别错误。特定位置为规则名称的起始位置、中间位置以及结束位置其中一个。例如,以目标阻抗值为85欧姆为例,规则名称“85ohm_PCIE”符合预定义格式,规则名称“852_PCIE”则不符合预定义格式。FIG. 2 is a flowchart of a method for impedance inspection according to an embodiment of the invention. Please refer to FIG. 1 and FIG. 2 at the same time. In step S205, in the wiring software 110, the rule name of the line segment setting rule is formulated in a predefined format and the line segment setting rule is stored in the layout design drawing (board file). For example, use a constraint rule checker to set rule names for line segments according to a predefined format. The line segment setting rule can limit the line distance information and line width information of multiple lines. Here, the predefined format is used to limit the target impedance value to be included in the rule name. In one embodiment, the routing software 110 sets the target impedance value at a specific position in the rule name based on a predefined format, and forbids numbers to follow the target impedance value, so as to prevent the extraction software 120 from identifying errors. The specific position is one of the start position, middle position and end position of the rule name. For example, taking the target impedance value of 85 ohms as an example, the rule name "85ohm_PCIE" conforms to the predefined format, but the rule name "852_PCIE" does not conform to the predefined format.

图3是依照本发明一实施例的布线软件的约束规则检查器的示意图。请参照图3,约束规则检查器310中包括多个线段设定规则(例如,PCS)以及对应各线段设定规则的规则名称,这些规则名称的起始位置中输入有目标阻抗值。例如,规则名称“83OHM_[B]4=”的目标阻抗值为83欧姆,且在目标阻抗值“83”的后面未接续数字。另外,规则名称“85OHM_[A]3=”的目标阻抗值为85欧姆。FIG. 3 is a schematic diagram of a constraint rule checker of routing software according to an embodiment of the invention. Referring to FIG. 3 , the constraint rule checker 310 includes a plurality of line segment setting rules (eg, PCS) and rule names corresponding to each line segment setting rule, and target impedance values are input in the initial positions of these rule names. For example, the target impedance value of the rule name "83OHM_[B]4=" is 83 ohms, and there is no number following the target impedance value "83". In addition, the target impedance value of the rule name "85OHM_[A]3=" is 85 ohms.

在其他实施例中,可以设定为于规则名称的例如第4个字元的中间位置开始输入目标阻抗值,或者可以设定于规则名称的结束位置开始输入目标阻抗值。In other embodiments, it can be set to start inputting the target impedance value at the middle position of, for example, the 4th character of the rule name, or it can be set to start inputting the target impedance value at the end position of the rule name.

而在进行布线时,于布线软件110中,将具有阻抗控制需求的线路套入至线段设定规则。在将线路套入至线段设定规则之后,倘若其违反所套入的线段设定规则,则发出通知信息。例如,利用约束规则检查器可修正并检验布局是否符合线段设定规则,在线路不符合线段设定规则时,显示通知信息。When performing wiring, in the wiring software 110 , the lines with impedance control requirements are included in the line segment setting rules. After the line is nested into the line segment setting rules, if it violates the nested line segment setting rules, a notification message is sent. For example, the constraint rule checker can be used to modify and verify whether the layout conforms to the line segment setting rules, and when the line does not comply with the line segment setting rules, a notification message is displayed.

在利用布线软件110完成布局设计图之后,便可通过萃取软件120自布局设计图来获得相关的信息。即,在步骤S210中,利用萃取软件120自布局设计图获得欲进行阻抗计算的多个线路。并且,在步骤S215中,利用萃取软件120自布局设计图的规则名称获取目标阻抗值,并将目标阻抗值馈入至模拟软件130。After the layout design diagram is completed by the wiring software 110 , relevant information can be obtained from the layout design diagram by the extraction software 120 . That is, in step S210 , the extraction software 120 is used to obtain a plurality of lines for impedance calculation from the layout plan. Moreover, in step S215 , the extraction software 120 is used to obtain the target impedance value from the rule name of the layout design diagram, and the target impedance value is fed into the simulation software 130 .

图4是依照本发明一实施例的布线软件的界面示意图。在图4的约束规则检查器410中,以规则名称为“50OHM(4|5)(175)”为例,将规则名称“50OHM(4|5)(175)”一栏展开可以观看此一线段设定规则(例如,NCIs)所包括的多个线路A。据此,萃取软件120在读取线段设订规则的规则名称“50OHM(4|5)(175)”之后便可以获得套用该线段设定规则的多个线路A。并且,基于规则名称可以得知此一线段设定规则的目标阻抗值为50欧姆。以此类推,萃取软件120可以获得每一个线段设定规则所包括的线路以及对应的目标阻抗值,并将这些线路以及对应的目标阻抗值馈入至模拟软件130。FIG. 4 is a schematic diagram of an interface of a wiring software according to an embodiment of the present invention. In the constraint rule checker 410 in FIG. 4 , take the rule name "50OHM(4|5)(175)" as an example, expand the column of the rule name "50OHM(4|5)(175)" to view this line Multiple lines A covered by segment setting rules (eg, NCIs). Accordingly, after reading the rule name “50OHM(4|5)(175)” of the line segment setting rule, the extraction software 120 can obtain a plurality of lines A to which the line segment setting rule is applied. Moreover, based on the name of the rule, it can be known that the target impedance value of the line segment setting rule is 50 ohms. By analogy, the extraction software 120 can obtain the lines included in each line segment setting rule and the corresponding target impedance value, and feed these lines and the corresponding target impedance value to the simulation software 130 .

之后,在步骤S220中,利用模拟软件130计算各线路的阻抗值,并且基于目标阻抗值判断计算后的各线路的阻抗值是否异常。After that, in step S220, the simulation software 130 is used to calculate the impedance value of each line, and it is judged based on the target impedance value whether the calculated impedance value of each line is abnormal.

具体而言,模拟软件130会基于对应于各线路的目标阻抗值来设定目标阻抗范围。例如,将假设目标阻抗值为50欧姆,则设定目标阻抗范围为50欧姆的正负10%以内。然,在此仅为举例说明,并不以此为限。接着,模拟软件130根据布局设计图来计算各线路的阻抗值,并且判断计算后的各线路的阻抗值是否超出其对应的目标阻抗范围。倘若计算后的阻抗值超出其对应的目标阻抗范围,则判定对应的线路为异常。反之,倘若计算后的阻抗值在其对应的目标阻抗范围内,则判定对应的线路通过检查。Specifically, the simulation software 130 sets the target impedance range based on the target impedance value corresponding to each line. For example, assuming that the target impedance value is 50 ohms, the target impedance range is set to be within plus or minus 10% of 50 ohms. However, this is only for illustration and not limited thereto. Next, the simulation software 130 calculates the impedance value of each line according to the layout design drawing, and judges whether the calculated impedance value of each line exceeds its corresponding target impedance range. If the calculated impedance value exceeds its corresponding target impedance range, it is determined that the corresponding line is abnormal. On the contrary, if the calculated impedance value is within the corresponding target impedance range, it is determined that the corresponding line passes the inspection.

而在基于目标阻抗值判断计算后的各线路的阻抗值是否异常之后,模拟软件130可产生结果界面,并将结果界面与布局设计图建立连结,以在通过结果界面接收到选取指令时,显示布局设计图,并在布局设计图中标示出对应的位置。And after judging whether the calculated impedance values of each line are abnormal based on the target impedance value, the simulation software 130 can generate a result interface, and establish a link between the result interface and the layout design drawing, so that when a selection command is received through the result interface, it will be displayed. Layout design drawing, and mark the corresponding position in the layout design drawing.

图5A是依照本发明一实施例的结果界面的示意图。图5B是依照本发明一实施例的布局设计图的示意图。请参照图5A及图5B,在产生结果界面510之后,将结果界面510与布局设计图520建立连结。以在通过结果界面510接收到选取指令时,切换至布局设计图520中对应的位置。以图5A的结果选项511为例,当通过结果界面510的结果选项511接收到选取指令时,显示图5B的布局设计图520,并且在布局设计图520中标示出对应的位置521。FIG. 5A is a schematic diagram of a result interface according to an embodiment of the invention. FIG. 5B is a schematic diagram of a layout design diagram according to an embodiment of the invention. Referring to FIG. 5A and FIG. 5B , after the result interface 510 is generated, the result interface 510 is linked with the layout design diagram 520 . In order to switch to the corresponding position in the layout design diagram 520 when a selection instruction is received through the result interface 510 . Taking the result option 511 of FIG. 5A as an example, when a selection instruction is received through the result option 511 of the result interface 510 , the layout design diagram 520 of FIG. 5B is displayed, and the corresponding position 521 is marked in the layout design diagram 520 .

综上所述,上述实施例可适用于任何布线软件以及任何模拟阻抗计算的模拟软件。建立预定义格式来制定规则名称,使得规则名称具有意义,让开发的萃取软件可以识别规则名称,并有效萃取数据。并且,由于是从布局设计图来萃取数据,因此任何有进行阻抗控制的线路名称皆会被萃取出来,进而大幅降低人工填写时的疏失(例如名称填写错误)或遗漏。此外,上述实施例并未涉及或限定任何关于阻抗如何计算的方式,因此可以搭配任意第三方阻抗计算的模拟软件。通过上述实施例可以让任何布线软件与任何模拟软件成功完成自动化系统整合,不会因为过程中需要人力介入而中断导致浪费时间。In summary, the above embodiments are applicable to any wiring software and any simulation software for simulating impedance calculation. Establish a predefined format to formulate the rule name, so that the rule name is meaningful, so that the developed extraction software can recognize the rule name and extract data effectively. Moreover, since the data is extracted from the layout design drawing, any circuit name with impedance control will be extracted, thereby greatly reducing errors (such as filling in wrong names) or omissions during manual filling. In addition, the above-mentioned embodiments do not involve or limit any manner of how to calculate the impedance, so any third-party impedance calculation simulation software can be used. Through the above-mentioned embodiment, any wiring software and any simulation software can successfully complete the automation system integration, and no time will be wasted due to interruption due to human intervention in the process.

虽然本发明已以实施例公开如上,然其并非用以限定本发明,任何所属技术领域中技术人员,在不脱离本发明的构思和范围内,当可作些许的变动与润饰,故本发明的保护范围当视权利要求所界定者为准。Although the present invention has been disclosed as above with the embodiments, it is not intended to limit the present invention. Anyone skilled in the art can make some changes and modifications without departing from the concept and scope of the present invention. Therefore, the present invention The scope of protection shall prevail as defined by the claims.

Claims (6)

1.一种阻抗检查的方法,其特征在于,包括:1. A method for impedance inspection, characterized in that, comprising: 于一布线软件中,以一预定义格式来制定一线段设定规则的一规则名称并将该线段设订规则存储至一布局设计图,该规则名称包括一目标阻抗值,该线段设定规则包含多个线路的线距信息及线宽信息;In a wiring software, formulate a rule name of a line segment setting rule in a predefined format and store the line segment setting rule in a layout design diagram, the rule name includes a target impedance value, and the line segment setting rule Contains line spacing information and line width information of multiple lines; 利用一萃取软件自该布局设计图中读取该线段设定规则,以获得欲进行阻抗计算的所述多个线路;reading the line segment setting rules from the layout design drawing by using an extraction software to obtain the plurality of lines for impedance calculation; 利用该萃取软件自该布局设计图的该规则名称中获取该目标阻抗值,并将该目标阻抗值馈入至一模拟软件;以及using the extraction software to obtain the target impedance value from the rule name of the layout plan, and feeding the target impedance value into a simulation software; and 利用该模拟软件计算每一所述多个线路的阻抗值,并且基于该目标阻抗值判断计算后的每一所述多个线路的阻抗值是否异常,using the simulation software to calculate the impedance value of each of the plurality of lines, and based on the target impedance value to determine whether the calculated impedance value of each of the plurality of lines is abnormal, 其中,以该预定义格式来制定该线段设定规则的该规则名称还包括:Wherein, the rule name for formulating the line segment setting rule in the predefined format also includes: 基于该预定义格式,将该目标阻抗值设定于该规则名称中的一特定位置,并且禁止在该目标阻抗值之后接续数字。Based on the predefined format, the target impedance value is set at a specific position in the rule name, and numbers following the target impedance value are prohibited. 2.如权利要求1所述的阻抗检查的方法,其特征在于,该特定位置为该规则名称的一起始位置、一中间位置以及一结束位置其中一个。2. The impedance inspection method according to claim 1, wherein the specific position is one of a start position, a middle position and an end position of the rule name. 3.如权利要求1所述的阻抗检查的方法,其特征在于,还包括:3. The method for impedance inspection as claimed in claim 1, further comprising: 于该布线软件中,将具有阻抗控制需求的所述多个线路套入至该线段设定规则。In the routing software, the plurality of lines with impedance control requirements are included in the line segment setting rule. 4.如权利要求3所述的阻抗检查的方法,其特征在于,于该布线软件中,将具有阻抗控制需求的所述多个线路套入至该线段设定规则的步骤之后,还包括:4. The method for impedance inspection according to claim 3, characterized in that, in the wiring software, after the step of inserting the plurality of lines with impedance control requirements into the line section setting rule, further comprising: 倘若判定所述多个线路其中一个违反该线段设定规则,则发出一通知信息。If it is determined that one of the multiple lines violates the line segment setting rule, a notification message is sent. 5.如权利要求1所述的阻抗检查的方法,其特征在于,基于该目标阻抗值判断计算后的每一所述多个线路的阻抗值是否异常的步骤包括:5. The method for impedance inspection according to claim 1, wherein the step of judging whether the calculated impedance values of each of the plurality of lines is abnormal based on the target impedance value comprises: 基于该目标阻抗值设定一目标阻抗范围;setting a target impedance range based on the target impedance value; 判断计算后的每一所述多个线路的阻抗值是否超出该目标阻抗范围;judging whether the calculated impedance value of each of the plurality of lines exceeds the target impedance range; 倘若计算后的该阻抗值超出该目标阻抗范围,则判定对应的该线路为异常;以及If the calculated impedance value exceeds the target impedance range, it is determined that the corresponding line is abnormal; and 倘若计算后的该阻抗值在该目标阻抗范围内,则判定对应的该线路通过检查。If the calculated impedance value is within the target impedance range, it is determined that the corresponding line passes the inspection. 6.如权利要求1所述的阻抗检查的方法,其特征在于,在基于该目标阻抗值判断计算后的每一所述多个线路的阻抗值是否异常的步骤之后,还包括:6. The method for impedance inspection according to claim 1, further comprising: 产生一结果界面,并将该结果界面与该布局设计图建立连结,以在通过该结果界面接收到一选取指令时,显示该布局设计图,并在该布局设计图中标示出对应的位置。A result interface is generated, and the result interface is linked with the layout design diagram, so that when a selection command is received through the result interface, the layout design diagram is displayed, and the corresponding position is marked in the layout design diagram.
CN201910716538.5A 2019-01-03 2019-08-05 Impedance checking method Active CN111460754B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW108100248 2019-01-03
TW108100248A TWI732167B (en) 2019-01-03 2019-01-03 Method of checking impedance

Publications (2)

Publication Number Publication Date
CN111460754A CN111460754A (en) 2020-07-28
CN111460754B true CN111460754B (en) 2023-04-07

Family

ID=71679103

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910716538.5A Active CN111460754B (en) 2019-01-03 2019-08-05 Impedance checking method

Country Status (2)

Country Link
CN (1) CN111460754B (en)
TW (1) TWI732167B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI831584B (en) * 2023-01-19 2024-02-01 和碩聯合科技股份有限公司 Routing layout design device and routing layout design method
TWI838128B (en) * 2023-02-17 2024-04-01 華碩電腦股份有限公司 Circuit layout method and device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200825813A (en) * 2006-12-07 2008-06-16 Inventec Corp A method of establish coupon bar library
CN102298090A (en) * 2010-06-28 2011-12-28 鸿富锦精密工业(深圳)有限公司 Signal integrity test system and method
TW201217808A (en) * 2010-10-29 2012-05-01 Inventec Corp A checking method of the multi layer of the PCB
CN106131333A (en) * 2016-07-04 2016-11-16 广东欧珀移动通信有限公司 Method for adjusting terminal current, communication circuit and mobile terminal

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200521451A (en) * 2003-12-22 2005-07-01 Jet Technology Co Ltd Detecting and positioning method of circuit board and test mechanism
US7089139B2 (en) * 2004-08-16 2006-08-08 Agilent Technologies, Inc. Method and apparatus for configuration of automated debug of in-circuit tests
TWI281985B (en) * 2004-12-22 2007-06-01 Inventec Corp System and method for resistance measuring
TW200723970A (en) * 2005-12-01 2007-06-16 Inventec Corp Circuit board layout method
TWI445980B (en) * 2010-06-25 2014-07-21 Hon Hai Prec Ind Co Ltd Signal integrity testing system and method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200825813A (en) * 2006-12-07 2008-06-16 Inventec Corp A method of establish coupon bar library
CN102298090A (en) * 2010-06-28 2011-12-28 鸿富锦精密工业(深圳)有限公司 Signal integrity test system and method
TW201217808A (en) * 2010-10-29 2012-05-01 Inventec Corp A checking method of the multi layer of the PCB
CN106131333A (en) * 2016-07-04 2016-11-16 广东欧珀移动通信有限公司 Method for adjusting terminal current, communication circuit and mobile terminal

Also Published As

Publication number Publication date
TWI732167B (en) 2021-07-01
CN111460754A (en) 2020-07-28
TW202026917A (en) 2020-07-16

Similar Documents

Publication Publication Date Title
CN111460754B (en) Impedance checking method
TWI533154B (en) Digital circuit design method and associated computer program product
US10262097B2 (en) Method to optimize standard cells manufacturability
JP2020149270A (en) Circuit optimization device and circuit optimization method
CN105844012A (en) Layout comparison schematic diagram verification method and device for discrete devices
CN109783956B (en) Method and system for repairing violation of maximum transition time based on area division
CN113014339B (en) Quality test method, device and equipment for PCIe external plug-in card receiving channel
CN111295658B (en) Simulation device, simulation method, and computer-readable storage medium
CN113887163A (en) Methods of Inserting Redundant Vias
US20140310674A1 (en) System and method for checking signal transmission line
US20120331434A1 (en) Computing device and method for checking signal transmission lines
CN105447215A (en) Digital circuit design method and related system
CN105528477A (en) Method and apparatus for detecting IR-drop of function modules in chip, and chip
US20080244484A1 (en) Circuit design verification system, method and medium
US7926013B2 (en) Validating continuous signal phase matching in high-speed nets routed as differential pairs
US20100269080A1 (en) Computer-aided design system and method for simulating pcb specifications
KR20170004849A (en) Protocol based automated tester stimulus generator
US11379224B2 (en) Scale calculation apparatus and computer readable medium
JP4544118B2 (en) Circuit verification system and method, and program
CN114492295A (en) Bus checking method and device
TW201502767A (en) Detecting system and method for server motherboard
CN112685277A (en) Warning information checking method and device, electronic equipment and readable storage medium
CN110501626B (en) Method for generating test database of electronic device
CN112765930B (en) Circuit schematic inspection method, device, equipment and storage medium
CN110991132A (en) FPGA prototype verification development board pin distribution system, method, medium and terminal

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant