CN111433891B - 用于在半导体晶圆的正面上沉积外延层的方法和实施该方法的装置 - Google Patents

用于在半导体晶圆的正面上沉积外延层的方法和实施该方法的装置 Download PDF

Info

Publication number
CN111433891B
CN111433891B CN201880079351.2A CN201880079351A CN111433891B CN 111433891 B CN111433891 B CN 111433891B CN 201880079351 A CN201880079351 A CN 201880079351A CN 111433891 B CN111433891 B CN 111433891B
Authority
CN
China
Prior art keywords
semiconductor wafer
ring
susceptor
localized region
front side
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201880079351.2A
Other languages
English (en)
Other versions
CN111433891A (zh
Inventor
J·哈贝雷希特
R·施泰因
S·海因里希
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siltronic AG
Original Assignee
Siltronic AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siltronic AG filed Critical Siltronic AG
Publication of CN111433891A publication Critical patent/CN111433891A/zh
Application granted granted Critical
Publication of CN111433891B publication Critical patent/CN111433891B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/458Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
    • C23C16/4582Rigid and flat substrates, e.g. plates or discs
    • C23C16/4583Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally
    • C23C16/4585Devices at or outside the perimeter of the substrate support, e.g. clamping rings, shrouds
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/458Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
    • C23C16/4582Rigid and flat substrates, e.g. plates or discs
    • C23C16/4583Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally
    • C23C16/4586Elements in the interior of the support, e.g. electrodes, heating or cooling devices
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/46Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for heating the substrate
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/10Heating of the reaction chamber or the substrate
    • C30B25/105Heating of the reaction chamber or the substrate by irradiation or electric discharge
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/12Substrate holders or susceptors
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • C30B25/20Epitaxial-layer growth characterised by the substrate the substrate being of the same materials as the epitaxial layer
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02Elements
    • C30B29/06Silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/02433Crystal orientation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67115Apparatus for thermal treatment mainly by radiation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/68735Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by edge profile or support profile
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/68785Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by the mechanical construction of the susceptor, stage or support

Abstract

本发明提供一种用于在由单晶材料构成的半导体晶圆的正面上沉积外延层的方法,包括:提供半导体晶圆;将该半导体晶圆设置在基座上;借助于导向该半导体晶圆的正面和后面的热辐射将该半导体晶圆加热到沉积温度;在该半导体晶圆的正面上方引导沉积气体;和选择性地减小导向该半导体晶圆的后面的一部分热辐射的强度,其结果是在该半导体晶圆的边缘处的第一局部区域与相邻的第二局部区域相比,被更弱地加热,由于单晶材料的取向,在给定该半导体晶圆的均匀温度的情况下,在该第一局部区域中外延层的生长速率比在相邻的该第二局部区域中的更大。

Description

用于在半导体晶圆的正面上沉积外延层的方法和实施该方法 的装置
技术领域
本发明涉及一种用于在由单晶材料构成的半导体晶圆的正面上沉积外延层的方法,在此过程中,所提供的半导体晶圆被设置在基座上并借助于热辐射被加热至沉积温度,并且在半导体晶圆的正面上方引导沉积气体。本发明还涉及一种用于在由单晶材料构成的半导体晶圆的正面上沉积外延层的装置。
背景技术
通常在CVD反应器中,通常在单晶圆反应器中,通过CVD(化学气相沉积)在半导体晶圆的正面上进行外延层的沉积。举例来说,将提及US 2014/0251 208 A1,其中描述了这种CVD反应器。单晶圆反应器在上盖和下盖(圆顶)之间提供反应室,在该反应室中,基座通过基座支撑销上的基座承载轴的基座承载臂被保持。基座和放置在其上的半导体晶圆被设置在盖上方和下方的灯阵列借助于热辐射而被加热,同时沉积气体在面对上盖的半导体晶圆的正面上方被引导。
US 2008/0118712 A1描述了一种基座,其包括基座环和基座基底。基座环具有用于将半导体晶圆放置在半导体晶圆的后面的边缘区域中的凸缘。为了在半导体晶圆的正面上沉积层,将基座环放置在基座基底上。
US 2007/0227441 A1引起对由硅构成的外延涂覆的半导体晶圆的边缘区域中的厚度的周期性波动的关注。原因是外延层生长的生长速率不同。不同的生长速率与半导体晶圆的正面的晶体取向有关。半导体晶圆的正面是在其上沉积外延层的半导体晶圆的侧表面。为了使外延层的厚度在边缘区域中均匀,US 2007/0227441 A1提出了以厚度波动的周期来改变基座的结构。
为了相同的目标,US 2015/0184314 A1提出限制半导体晶圆的边缘区域的宽度。
所提到的建议要求对所使用的基座或半导体晶圆的边缘区域的形状进行修改。
发明内容
本发明的目的是改进在边缘区域中具有沉积的外延层的半导体晶圆的平坦度,而不必为此目的而改变基座或半导体晶圆的边缘区域的形状。
该目的借助于一种用于在由单晶材料构成的半导体晶圆的正面上沉积外延层的方法来实现,该方法包括:
提供半导体晶圆;
将该半导体晶圆设置在基座上;
借助于导向半导体晶圆的正面和后面的热辐射将该半导体晶圆加热到沉积温度;
在该半导体晶圆的正面上方引导沉积气体;和
选择性地减小导向该半导体晶圆的后面的一部分热辐射的强度,其结果是在该半导体晶圆的边缘处的第一局部区域与相邻的第二局部区域相比,被更弱地加热,由于单晶材料的取向,在给定半导体晶圆的均匀温度的情况下,在第一局部区域中外延层的生长速率比在相邻的第二局部区域中的更大。
本发明还涉及一种用于在由单晶材料构成的半导体晶圆的正面上沉积外延层的装置,该装置包括:
基座;
用于保持和旋转该基座的设备,该基座具有基座承载轴和基座承载臂;和
由该基座承载臂保持的环,该环具有面向内的突起部,该突起部选择性地减小通过它们的热辐射的强度,其结果是在被放置于该基座上的该半导体晶圆的边缘处的第一局部区域与相邻的第二局部区域相比,被更弱地加热,由于单晶材料的取向,在给定半导体晶圆的均匀温度的情况下,在第一局部区域中外延层的生长速率比在相邻的第二局部区域中的更大。
半导体晶圆或其包括半导体晶圆的表面的至少一部分是单晶的,并且优选地由硅、锗或这些元素的混合物构成。半导体晶圆可以完全由所提及的材料之一构成。然而,它也可以是SOI晶圆(绝缘体上的硅),结合的半导体晶圆或已经被一个或多个外延层覆盖的衬底晶圆。外延层优选地由硅、锗或这些元素的混合物构成,并且如果合适的话包含电活性掺杂剂。
可以从根据FZ方法(浮区)或CZ方法已结晶的单晶切片半导体晶圆。CZ方法包括将籽晶浸入包含在坩埚中的熔体中,并从熔体中提起籽晶和在其上结晶的单晶。
半导体晶圆具有至少200mm的直径,优选至少300mm的直径。半导体晶圆的正面优选地为<100>取向或<110>取向。
在正面的<100>取向的情况下,可以将半导体晶圆的正面的边缘区域在每种情况下再分为四个相互交替的第一和第二局部区域。在四个第一局部区域中,外延层的生长速率大于在边缘区域的四个第二局部区域中的生长速率。第一局部区域的中心各具有相对于半导体晶圆的圆周的角度位置θ。如果取向切口识别出垂直于半导体晶圆正面的<100>取向的<110>方向,并且如果将270°的角度位置θ分配给该方向,则四个第一局部区域的中心具有与垂直于半导体晶圆的正面的<100>取向的<110>方向的角度位置相对应的0°、90°、180°和270°的角度位置θ。
在正面的<100>取向的情况下,可以将半导体晶圆的正面的边缘区域在每种情况下再分为两个相互交替的局部区域。在两个第一局部区域中,在半导体晶圆的正面上的外延层的生长速率大于在边缘区域的两个第二局部区域中的生长速率。如果取向切口识别出垂直于半导体晶圆正面的<100>取向的<110>方向,并且如果将270°的角度位置θ分配给该方向,则两个第一局部区域的中心具有与垂直于半导体晶圆的正面的<110>取向的<110>方向的角度位置相对应的90°和270°的角度位置θ。
在半导体晶圆的正面上沉积外延层期间,半导体晶圆位于基座的凸缘上。基座可以整体地构成,或者优选地由基座环和基座基底构成。半导体晶圆以取向的方式被放置在基座上,也就是说,其取向切口具有在基座的凸缘上的限定的位置。半导体晶圆以这样的方式放置在基座上,即,半导体晶圆的边缘处的第一局部区域与第二局部区域相比被更低强度地加热。温度越高,外延层的生长速率越大,因此在第一局部区域中比在第二局部区域中低。然而,它不仅取决于温度,而且取决于晶格的取向。另外,由于晶格的取向,因为在第一局部区域中外延层的生长速率大于在第二局部区域中的生长速率,总体上实现了在第一和第二局部区域中外延层的生长速率的匹配。换句话说,沉积在半导体晶圆的正面上的外延层的厚度在半导体晶圆的边缘区域中变得更均匀,这在诸如ESFQR的特征图中变得很明显,该特征图描述了边缘区域中已涂覆或未涂覆的半导体晶圆的平坦度。
根据本发明,第一局部区域被较低强度地加热,因为有选择地减小了导向半导体晶圆后面的一部分热辐射的强度,特别是对半导体晶圆的第一局部区域的加热至关重要的一部分热辐射的强度。为此目的,环的面向内的突起部位于热辐射的射束路径中。突起部完全地或部分地由在光谱的IR范围内具有低透射率的材料构成,优选地由不透明的石英玻璃构成。相对于10mm的材料厚度,在所述范围内透射率优选不大于20%,特别优选不大于5%。突起部的厚度优选不小于5mm且不大于10mm。突起部各具有在圆周方向上的不小于15°且不大于25°的宽度,优选地20°的宽度。它们从环的内圆周径向地向内延伸优选地不小于20mm且不大于30mm的长度。防止上述部分的热辐射的一部分穿过突起部。该遮蔽效果是足够的,以便半导体晶圆在第一局部区域中被以期望的方式较低强度地加热。由不透明的石英玻璃构成的合适的材料例如由Heraeus以商品名
Figure BDA0002528917990000041
100来提供。
具有面向内的突起部的环优选地被配置成,其可以被插入用于涂覆单个半导体晶圆的商业上常规的CVD反应器内,而不必预先对所述反应器进行结构上的修改。在根据本发明的装置中,该环由CVD反应器的基座承载臂保持,并且为此目的具有孔,基座支撑销可以穿过该孔插入。因此,根据本发明的装置与已知实施例的CVD反应器之间的区别在于,所描述的环被另外设置在基座的下方,从而具体地,环的突起部与放置在基座上的半导体晶圆的边缘处的第一局部区域呈现相对于彼此的相对位置,该相对位置使得所描述的遮蔽效果能够发生。在插入基座支撑销之后,突起部的位置被固定,以及由第一晶体区域必须采用的位置也被固定,因为这于是产生根据几何光学器件的规则的结果。在该意义上,半导体晶圆以限定的方式被放置在基座上。
下面参考附图更详细地解释本发明。
附图说明
图1是表示现有技术的图示,其示出了基座基底、基座环和半导体晶圆的相对布置。
图2以平面图示出了具有<100>取向的半导体晶圆,并且图3示出了具有<110>取向的半导体晶圆。
图4以截面图示出了根据本发明的装置。
图5、图6和图7在每种情况下以平面图示出了作为根据本发明的装置的特征的环。
图8和图9各示出了在距半导体晶圆的边缘1mm的距离处外延涂覆的半导体晶圆的厚度与涂覆的半导体晶圆的平均厚度之间的差Diff,该差Diff作为圆周位置CP的函数,其中外延层以传统方式(图8)或以根据本发明的方式(图9)被沉积。
附图标记列表
1 基座
2 基座环
3 基座基底
4 凸缘
5 半导体晶圆
6 取向切口
7 基座承载轴
8 基座承载臂
9 环
10 基座支撑销
11 孔
12 晶圆提升轴
13 晶圆提升销
14 突起部
15 腹板
16 环段
17 突起部的内边缘。
具体实施方式
根据图1的布置包括基座基底3和具有凸缘4的基座环2。可以将半导体晶圆5放置在半导体晶圆的后面的边缘区域中的凸缘4上。基座基底3和基座环2形成有两个部分的基座1。这对于本发明而言并不重要。不用说,根据本发明也可以使用整体式基座。
基座3优选地由石墨毡或由涂覆有碳化硅的石墨毡或由涂覆有碳化硅的石墨或由碳化硅构成;基座环2优选地由碳化硅或由涂覆有碳化硅的一些其他材料构成。其他材料优选是石墨或硅。基座环2具有内径和外径。内径小于并且外径大于半导体晶圆5的直径。基座环2的凸缘4从基座环2的内边缘延伸直至增加基座环2的高度的台阶部。凸缘4优选地被以从台阶部向内下降的方式成形。
图2示出了具有取向切口6的半导体晶圆5。半导体晶圆5具有<100>取向。取向切口6标记四个<110>晶体方向之一,该四个<110>晶体方向以90°的间隔分布在半导体晶圆的周围,指向半导体晶圆的边缘区域中的平面,在这些平面上外延层以相对较高的速率生长。因此,虚线箭头指向第一局部区域的中心,其中由于单晶材料的取向,在给定半导体晶圆的均匀温度的情况下,外延层的生长速率大于相邻第二局部区域的生长速率。在取向切口的角度位置为270°的情况下,第一局部区域的中心具有角度位置0°、90°、180°和270°。
图3示出了具有<110>取向的半导体晶圆5的取向特征。取向切口6标记两个<110>晶体方向之一,该两个<110>晶体方向以180°的距离分布在半导体晶圆的周围,指示半导体晶圆的边缘区域中的平面,在这些平面上外延层以相对较高的速率生长。因此,虚线箭头指向第一局部区域的中心,由于单晶材料的取向,在给定半导体晶圆的均匀温度的情况下,在第一局部区域中外延层的生长速率大于在相邻第二局部区域中的生长速率。在取向切口的角度位置为270°的情况下,第一局部区域的中心具有角度位置90°和270°。
根据本发明的装置(图4),除了包括基座1之外,还包括用于保持和旋转基座1的设备,该设备具有基座承载轴7和基座承载臂8。另外,用于保持和旋转基座1的设备可以包括晶圆提升轴12和晶圆提升销13。该装置的主要特征是环9,该环9由基座承载臂8保持并布置在基座1下方,而没有与基座1直接接触。环9由基座承载臂8保持,使得其不能沿其圆周方向移动。优选地,基座支撑销10位于基座承载臂8上,所述销穿过环9的孔11插入。环9的上表面和基座1的下表面之间的距离优选地不小于5mm且不大于10mm。优选地,环9的突起部14的内边缘17(图5、图6和图7)位于径向位置,该径向位置与环9的中心Z的距离不小于140mm,优选地不小于145mm,特别优选地148mm至150mm。
图5以平面图示出了环9,在所示的实施方案中,环9具有孔11和四个面向内的突起部14,这些突起部被布置成以90°的距离分布在圆周上。该实施方案适用于根据图4的装置,以便在其中根据本发明,在具有<100>取向的半导体晶圆的正面上沉积外延层。优选地,环9由石英玻璃构成,而突出部14由在光谱的IR范围中具有低透射率的材料构成。在所述范围中,相对于10mm的材料厚度,突起部14的透射率优选地不大于20%,特别优选地不大于5%。突起部14优选地由不透明的石英玻璃构成。
图6以平面图示出了环9,在所示的实施方案中,环9具有孔11和两个面向内的突起部14,这些突起部被布置成以180°的距离分布在圆周上。该实施方案适用于根据图4的装置,以便在其中根据本发明,在具有<100>取向的半导体晶圆的正面上沉积外延层。优选地,环9由石英玻璃构成,而突出部14由在光谱的IR范围中具有低透射率的材料构成。在所述范围中,相对于10mm的材料厚度,突起部14的透射率优选地不大于20%,特别优选地不大于5%。突起部14优选地由不透明的石英玻璃构成。
图7以平面图示出了环9,在所示的实施方案中,环9具有孔11和四个面向内的突起部14,这些突起部被布置成以90°的距离分布在圆周上。该实施方案适用于根据图4的装置,以便在其中根据本发明,在具有<100>取向的半导体晶圆的正面上沉积外延层。在所示的实施方案中,突起部14是T形的,并且每个包括腹板15和环段16,腹板15具有优选不小于8mm且不大于18mm的径向长度。环段16具有径向长度和在圆周方向上的宽度。环段16的径向长度优选为不小于1.5mm且不大于8mm,特别优选为不小于3mm且不大于8mm。以开口角度α表示,该宽度优选为不小于15°且不大于25°,特别优选为20°。优选地,环9和腹板15由石英玻璃构成,而环段由在光谱的IR范围中具有低透射率的材料构成。在所述范围中,相对于10mm的材料厚度,环段16的透射率优选地不大于20%,特别优选地不大于5%。环段16优选地由不透明的石英玻璃构成。
根据本发明的示范性实施例的描述
在单晶圆反应器中,由具有300mm的直径和正面的<100>取向的单晶硅构成的半导体晶圆被涂覆有由硅构成的外延层。在根据图4的装置中,以放在根据图1的基座上的方式涂覆半导体晶圆的一部分(比较例),但是没有设置环9。以相同的方式涂覆半导体晶圆的另一部分(示例),但是存在根据图5的实施例中的环9,根据图4设置该环。半导体晶圆的和环的相对位置被选择成,在穿过环的突起部时热辐射的强度被减弱,因此在半导体晶圆的第一局部区域中以有针对性的方式降低了外延层的生长速率。之后,在每种情况下确定在距边缘1mm的距离处的涂覆的半导体晶圆的厚度与相应的半导体晶圆的平均厚度之间的差。在根据本发明制造的半导体晶圆的情况下,该差比在传统制造的半导体晶圆的情况(图8)下显著更小(图9)。
示例性实施方案的以上描述将被示例性地理解。因此,进行的公开首先使本领域技术人员能够理解本发明及其相关的优点,其次包括对所描述的结构和方法的改变和修改,这对本领域技术人员的理解也是显而易见的。因此,所有这样的改变和修改以及等同方式都旨在被权利要求的保护范围所覆盖。

Claims (6)

1.一种用于在由单晶材料构成的半导体晶圆的正面上沉积外延层的方法,包括:
提供半导体晶圆;
将该半导体晶圆设置在基座上;
借助于导向该半导体晶圆的正面和后面的热辐射将该半导体晶圆加热到沉积温度;
在该半导体晶圆的正面上方引导沉积气体;和
选择性地减小导向该半导体晶圆的后面的一部分热辐射的强度,其结果是在该半导体晶圆的边缘处的第一局部区域与相邻的第二局部区域相比,被更弱地加热,由于单晶材料的取向,在给定该半导体晶圆的均匀温度的情况下,在该第一局部区域中外延层的生长速率比在相邻的该第二局部区域中的更大,
其中,由基座承载臂保持的环布置在所述基座下方,所述环具有面向内的突起部,所述突起部各包括腹板和环段,其中所述环段由在光谱的IR范围内具有低透射率的材料构成,并且所述环段在圆周方向上具有表示为圆心角α的宽度,所述圆心角α不小于15°且不大于25°。
2.根据权利要求1所述的方法,其中通过将在光谱的IR范围中具有低透射率的材料设置在该热辐射的射束路径中,来选择性地降低该部分热辐射的强度。
3.一种用于在由单晶材料构成的半导体晶圆的正面上沉积外延层的装置,包括:
基座;
用于保持和旋转该基座的设备,该设备具有基座承载轴和基座承载臂;和
由该基座承载臂保持的环,该环具有面向内的突起部,该突起部选择性地减小通过它们的热辐射的强度,其结果是在被放置于该基座上的半导体晶圆的边缘处的第一局部区域与相邻的第二局部区域相比,被更弱地加热,由于单晶材料的取向,在给定半导体晶圆的均匀温度的情况下,在该第一局部区域中外延层的生长速率比在相邻的该第二局部区域中的更大,
其中,所述突起部各包括腹板和环段,其中所述环段由在光谱的IR范围内具有低透射率的材料构成,并且所述环段在圆周方向上具有表示为圆心角α的宽度,所述圆心角α不小于15°且不大于25°。
4.根据权利要求3所述的装置,其中该环由石英玻璃构成。
5.根据权利要求3或4所述的装置,其中有距相邻突起部90°距离的四个突起部。
6.根据权利要求3或4所述的装置,其中有距相邻突起部180°距离的两个突起部。
CN201880079351.2A 2017-12-08 2018-11-28 用于在半导体晶圆的正面上沉积外延层的方法和实施该方法的装置 Active CN111433891B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102017222279.4 2017-12-08
DE102017222279.4A DE102017222279A1 (de) 2017-12-08 2017-12-08 Verfahren zum Abscheiden einer epitaktischen Schicht auf einer Vorderseite einer Halbleiterscheibe und Vorrichtung zur Durchführung des Verfahrens
PCT/EP2018/082820 WO2019110386A1 (de) 2017-12-08 2018-11-28 Verfahren zum abscheiden einer epitaktischen schicht auf einer vorderseite einer halbleiterscheibe und vorrichtung zur durchführung des verfahrens

Publications (2)

Publication Number Publication Date
CN111433891A CN111433891A (zh) 2020-07-17
CN111433891B true CN111433891B (zh) 2023-06-02

Family

ID=64556919

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201880079351.2A Active CN111433891B (zh) 2017-12-08 2018-11-28 用于在半导体晶圆的正面上沉积外延层的方法和实施该方法的装置

Country Status (10)

Country Link
US (1) US11538683B2 (zh)
EP (1) EP3721469A1 (zh)
JP (1) JP7026795B2 (zh)
KR (1) KR102370949B1 (zh)
CN (1) CN111433891B (zh)
DE (1) DE102017222279A1 (zh)
IL (1) IL275116B2 (zh)
SG (1) SG11202005075RA (zh)
TW (1) TWI704253B (zh)
WO (1) WO2019110386A1 (zh)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102019207772A1 (de) * 2019-05-28 2020-12-03 Siltronic Ag Verfahren zum Abscheiden einer epitaktischen Schicht auf einer Vorderseite einer Halbleiterscheibe und Vorrichtung zur Durchführung des Verfahrens
EP3835281A1 (de) 2019-12-13 2021-06-16 Siltronic AG Verfahren zur herstellung eines plattenförmigen formkörpers mit einer siliziumkarbid-matrix
CN110981172A (zh) * 2019-12-21 2020-04-10 张忠恕 一种外延工艺石英焊件组件及其加工工艺
CN112501688B (zh) * 2020-10-30 2022-03-15 松山湖材料实验室 用于生长大尺寸外延片的石墨盘及其使用方法
EP3996130B1 (de) * 2020-11-09 2023-03-08 Siltronic AG Verfahren zum abscheiden einer epitaktischen schicht auf einer substratscheibe
CN115233191A (zh) * 2022-08-03 2022-10-25 拓荆科技股份有限公司 一种反应腔及镀膜设备

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1219985A (zh) * 1996-04-01 1999-06-16 叶夫根尼·因维维奇·吉瓦吉佐夫 生长定向晶须列阵的方法和装置
JP2007294942A (ja) * 2006-03-30 2007-11-08 Sumco Techxiv株式会社 エピタキシャルウェーハの製造方法及び製造装置
JP2009088088A (ja) * 2007-09-28 2009-04-23 Sharp Corp 基板処理装置および基板処理方法
WO2011075563A2 (en) * 2009-12-18 2011-06-23 Applied Materials, Inc. Substrate processing apparatus having a radiant cavity
CN103014659A (zh) * 2011-09-22 2013-04-03 硅电子股份公司 处理室中由汽相沉积在半导体晶片上沉积层的方法和设备
TW201401422A (zh) * 2012-04-19 2014-01-01 Memc Electronic Materials 在反應器裝置中用於支撐晶圓之基座組件

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001010894A (ja) 1999-06-24 2001-01-16 Mitsubishi Materials Silicon Corp 結晶成長用サセプタとこれを用いた結晶成長装置、およびエピタキシャル・ウェーハとその製造方法
JP2002164300A (ja) * 2000-11-29 2002-06-07 Shin Etsu Handotai Co Ltd 半導体ウェーハの製造方法
JP2007251078A (ja) * 2006-03-20 2007-09-27 Nuflare Technology Inc 気相成長装置
US8021484B2 (en) 2006-03-30 2011-09-20 Sumco Techxiv Corporation Method of manufacturing epitaxial silicon wafer and apparatus therefor
DE102006055038B4 (de) 2006-11-22 2012-12-27 Siltronic Ag Epitaxierte Halbleiterscheibe sowie Vorrichtung und Verfahren zur Herstellung einer epitaxierten Halbleiterscheibe
JP5254295B2 (ja) * 2010-09-22 2013-08-07 株式会社東芝 成膜装置
WO2013155073A1 (en) 2012-04-10 2013-10-17 Memc Electronic Materials, Inc. Susceptor for improved epitaxial wafer flatness and methods for fabricating a semiconductor wafer processing device
JP6035982B2 (ja) 2012-08-09 2016-11-30 株式会社Sumco エピタキシャルシリコンウェーハの製造方法およびエピタキシャルシリコンウェーハ
KR101496572B1 (ko) 2012-10-16 2015-02-26 주식회사 엘지실트론 에피택셜 성장용 서셉터 및 에피택셜 성장방법
US9123765B2 (en) 2013-03-11 2015-09-01 Applied Materials, Inc. Susceptor support shaft for improved wafer temperature uniformity and process repeatability
JP6115445B2 (ja) 2013-10-24 2017-04-19 信越半導体株式会社 エピタキシャル成長装置
JP6438330B2 (ja) * 2015-03-16 2018-12-12 株式会社Screenホールディングス 熱処理装置
DE102016210203B3 (de) 2016-06-09 2017-08-31 Siltronic Ag Suszeptor zum Halten einer Halbleiterscheibe, Verfahren zum Abscheiden einer epitaktischen Schicht auf einer Vorderseite einer Halbleiterscheibe und Halbleiterscheibe mit epitaktischer Schicht

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1219985A (zh) * 1996-04-01 1999-06-16 叶夫根尼·因维维奇·吉瓦吉佐夫 生长定向晶须列阵的方法和装置
JP2007294942A (ja) * 2006-03-30 2007-11-08 Sumco Techxiv株式会社 エピタキシャルウェーハの製造方法及び製造装置
JP2009088088A (ja) * 2007-09-28 2009-04-23 Sharp Corp 基板処理装置および基板処理方法
WO2011075563A2 (en) * 2009-12-18 2011-06-23 Applied Materials, Inc. Substrate processing apparatus having a radiant cavity
CN103014659A (zh) * 2011-09-22 2013-04-03 硅电子股份公司 处理室中由汽相沉积在半导体晶片上沉积层的方法和设备
TW201401422A (zh) * 2012-04-19 2014-01-01 Memc Electronic Materials 在反應器裝置中用於支撐晶圓之基座組件

Also Published As

Publication number Publication date
IL275116A (en) 2020-09-30
IL275116B2 (en) 2023-04-01
DE102017222279A1 (de) 2019-06-13
SG11202005075RA (en) 2020-06-29
EP3721469A1 (de) 2020-10-14
CN111433891A (zh) 2020-07-17
KR102370949B1 (ko) 2022-03-08
IL275116B (en) 2022-12-01
KR20200084355A (ko) 2020-07-10
JP7026795B2 (ja) 2022-02-28
WO2019110386A1 (de) 2019-06-13
TW201936982A (zh) 2019-09-16
TWI704253B (zh) 2020-09-11
JP2021506125A (ja) 2021-02-18
US20200294794A1 (en) 2020-09-17
US11538683B2 (en) 2022-12-27

Similar Documents

Publication Publication Date Title
CN111433891B (zh) 用于在半导体晶圆的正面上沉积外延层的方法和实施该方法的装置
US20050092439A1 (en) Low/high temperature substrate holder to reduce edge rolloff and backside damage
US6709267B1 (en) Substrate holder with deep annular groove to prevent edge heat loss
TWI488258B (zh) 增強之晶圓載體
US20120024231A1 (en) Semiconductor growing apparatus
KR20130037688A (ko) 열 특징부를 갖는 웨이퍼 캐리어
KR101516164B1 (ko) 에피텍셜 성장용 서셉터
KR20120118416A (ko) 공정 가스에서 발생된 재료 층을 기판 웨이퍼상에 증착하는 방법 및 장치
CN109314041B (zh) 保持半导体晶片的基座、在半导体晶片的正面沉积外延层的方法、具有外延层的半导体晶片
US20170175262A1 (en) Epitaxial growth apparatus, epitaxial growth method, and manufacturing method of semiconductor element
JP2005056984A (ja) 気相成長装置及び気相成長方法
TWI711114B (zh) 晶座、磊晶成長裝置、磊晶矽晶圓的製造方法以及磊晶矽晶圓
JP2000103696A (ja) シリコンエピタキシャルウェ―ハおよびその製造方法
CN112011826B (zh) 在晶圆的正面上沉积外延层的方法和实施该方法的装置
KR102335880B1 (ko) 반도체 웨이퍼의 정면 상에 층의 성막 중에 방위 노치를 갖는 반도체 웨이퍼를 유지하는 서셉터, 및 이 서셉터를 사용하여 층을 성막하는 방법
US20230039660A1 (en) SiC EPITAXIAL WAFER AND METHOD FOR MANUFACTURING SiC EPITAXIAL WAFER
KR20110087440A (ko) 반도체 제조용 서셉터 및 이를 포함하는 반도체 제조 장치
KR102622605B1 (ko) 서셉터 및 반도체 제조장치
WO2001006043A1 (en) Susceptorless semiconductor wafer epitaxial layer growth method
KR20160024165A (ko) 웨이퍼 제조 장치

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant