CN111415866A - Silicon carbide MOS capacitor device and manufacturing method thereof - Google Patents

Silicon carbide MOS capacitor device and manufacturing method thereof Download PDF

Info

Publication number
CN111415866A
CN111415866A CN202010246752.1A CN202010246752A CN111415866A CN 111415866 A CN111415866 A CN 111415866A CN 202010246752 A CN202010246752 A CN 202010246752A CN 111415866 A CN111415866 A CN 111415866A
Authority
CN
China
Prior art keywords
sic
sic epitaxial
oxide layer
gate oxide
epitaxial wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202010246752.1A
Other languages
Chinese (zh)
Inventor
罗志鹏
许恒宇
金智
万彩萍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Microelectronics of CAS
Original Assignee
Institute of Microelectronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Microelectronics of CAS filed Critical Institute of Microelectronics of CAS
Priority to CN202010246752.1A priority Critical patent/CN111415866A/en
Publication of CN111415866A publication Critical patent/CN111415866A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66053Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
    • H01L29/6606Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors having potential barriers
    • H01L29/94Metal-insulator-semiconductors, e.g. MOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

The invention provides a silicon carbide MOS capacitor device and a manufacturing method thereof, wherein after a gate oxide layer positioned on one side of a SiC epitaxial layer, which is far away from a SiC substrate, is formed by oxidizing the SiC epitaxial wafer, the interface of the gate oxide layer and the SiC epitaxial layer is irradiated, so that a part of defect structures at the interface of the gate oxide layer and the SiC epitaxial layer are directly decomposed, and C atoms at the interface are separated from the interface position, thereby achieving the purpose of improving the electrical property at the interface. Therefore, according to the technical scheme provided by the invention, the defects at the interface of the gate oxide layer and the SiC epitaxial layer are improved, meanwhile, the thermal budget in the process of manufacturing the silicon carbide MOS capacitor device can be reduced, and the reliability of the silicon carbide MOS capacitor device is improved.

Description

Silicon carbide MOS capacitor device and manufacturing method thereof
Technical Field
The invention relates to the technical field of semiconductor power devices, in particular to a silicon carbide MOS capacitor device and a manufacturing method thereof.
Background
The third-generation semiconductor material SiC has a larger forbidden bandwidth and a higher critical breakdown field strength than the first-generation semiconductor material represented by silicon and the second-generation semiconductor material represented by gallium arsenide. Compared with a silicon power device under the same condition, the withstand voltage degree of the SiC device is about 100 times that of the silicon material, and particularly, the withstand voltage range of the Schottky Diode (SBD) and junction Barrier Schottky Diode (JBS) structural products sequentially introduced by SiC device manufacturers in recent years reaches 600V-1700V. Meanwhile, SiC has higher thermal conductivity and lower intrinsic carrier concentration, and can bear junction temperature of about 600 ℃, so that the working temperature limit of the SiC device is greatly improved. In addition, the SiC device has high electronic saturation rate, small forward on-resistance and low power loss, is suitable for large-current and high-power application, and reduces the requirements on heat dissipation equipment. SiC is more convenient for forming silicon dioxide by thermal oxidation than other third generation semiconductors such as GaN. Therefore, SiC is considered as an important development direction of a new generation of high-performance power electronic devices, and has wide application prospects in the fields of new energy automobiles, rail transit, locomotive traction, smart power grids and the like.
However, in SiC power devices, the gate oxide layer formed by thermal oxidation may be in SiO2A large number of defects (such as carbon clusters, oxygen vacancies and the like) are introduced into the SiC interface, so that the state density of the interface is greatly increased, the effective mobility of an inversion layer carrier of a Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) is greatly reduced, the reliability of a gate Oxide layer is reduced, and the development and the application of a SiC power device are seriously restricted.
Disclosure of Invention
In view of this, the present invention provides a silicon carbide MOS capacitor device and a method for manufacturing the same, which effectively solve the technical problems in the prior art, improve the defects at the interface between the gate oxide layer and the SiC epitaxial layer, reduce the thermal budget in the process of manufacturing the silicon carbide MOS capacitor device, and improve the reliability of the silicon carbide MOS capacitor device.
In order to achieve the purpose, the technical scheme provided by the invention is as follows:
a method for manufacturing a silicon carbide MOS capacitor device comprises the following steps:
providing a SiC epitaxial wafer, wherein the SiC epitaxial wafer comprises a SiC substrate and a SiC epitaxial layer positioned on the SiC substrate;
carrying out oxidation treatment on the SiC epitaxial wafer to form a gate oxide layer positioned on one side of the SiC epitaxial layer, which is far away from the SiC substrate;
irradiating the interface of the gate oxide layer and the SiC epitaxial layer;
and forming a first electrode on one side of the gate oxide layer, which is far away from the SiC substrate, and forming a second electrode on one side of the SiC substrate, which is far away from the SiC epitaxial layer.
Optionally, irradiating an interface between the gate oxide layer and the SiC epitaxial layer, including:
and irradiating the interface of the gate oxide layer and the SiC epitaxial layer by adopting high-energy photon beams, wherein the photon wave band of the high-energy photon beams is 10nm-450nm, including end points.
Optionally, the high-energy photon beam is an ultraviolet beam.
Optionally, the high-energy photon beam is controlled to be a continuous high-energy photon beam or a pulsed high-energy photon beam.
Optionally, the irradiation power of the high-energy photon beam is controlled to be 100mW/cm2-2000mW/cm2Inclusive.
Optionally, a gas laser or a solid-state laser is used to generate the high-energy photon beam.
Optionally, while the oxidation treatment is performed on the SiC epitaxial wafer to form the gate oxide layer, the oxidation treatment is performed on the SiC epitaxial wafer to form a sacrificial oxide layer on one side of the SiC substrate away from the SiC epitaxial layer;
wherein the sacrificial oxide layer is removed before the second electrode is formed.
Optionally, the SiC epitaxial wafer is made of 4H-SiC, 3C-SiC or 6H-SiC.
Optionally, the oxidation treatment of the SiC epitaxial wafer includes:
and carrying out dry oxygen oxidation treatment on the SiC epitaxial wafer, and carrying out high-temperature treatment at a preset temperature on the SiC epitaxial wafer in an oxygen atmosphere.
Correspondingly, the invention also provides a silicon carbide MOS capacitor device which is manufactured by adopting the manufacturing method of the silicon carbide MOS capacitor device.
Compared with the prior art, the technical scheme provided by the invention at least has the following advantages:
the invention provides a silicon carbide MOS capacitor device and a manufacturing method thereof, wherein the method comprises the following steps: providing a SiC epitaxial wafer, wherein the SiC epitaxial wafer comprises a SiC substrate and a SiC epitaxial layer positioned on the SiC substrate; carrying out oxidation treatment on the SiC epitaxial wafer to form a gate oxide layer positioned on one side of the SiC epitaxial layer, which is far away from the SiC substrate; irradiating the interface of the gate oxide layer and the SiC epitaxial layer; and forming a first electrode on one side of the gate oxide layer, which is far away from the SiC substrate, and forming a second electrode on one side of the SiC substrate, which is far away from the SiC epitaxial layer.
According to the content, after the gate oxide layer positioned on the side, away from the SiC substrate, of the SiC epitaxial layer is formed through oxidation treatment on the SiC epitaxial wafer, the interface of the gate oxide layer and the SiC epitaxial layer is irradiated, so that a part of defect structures at the interface of the gate oxide layer and the SiC epitaxial layer are directly decomposed, C atoms at the interface are separated from the interface, and the purpose of improving the electrical performance at the interface is achieved. Therefore, according to the technical scheme provided by the invention, the defects at the interface of the gate oxide layer and the SiC epitaxial layer are improved, meanwhile, the thermal budget in the process of manufacturing the silicon carbide MOS capacitor device can be reduced, and the reliability of the silicon carbide MOS capacitor device is improved.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
Fig. 1 is a flowchart of a method for manufacturing a silicon carbide MOS capacitor device according to an embodiment of the present invention;
FIG. 2 is a flow chart of another method for fabricating a silicon carbide MOS capacitor device according to an embodiment of the invention;
FIGS. 3 a-3 e are schematic structural diagrams corresponding to the steps in FIG. 2;
fig. 4 is a schematic structural diagram of a device for generating a high-energy photon beam according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
As described in the background, in SiC power devices, the gate oxide layer formed by thermal oxidation is in SiO2A large number of defects (such as carbon clusters, oxygen vacancies and the like) are introduced into the/SiC interface, so that the state density of the interface at the interface is greatly increased, the effective mobility of an inversion layer carrier of the SiC metal oxide semiconductor field effect transistor is greatly reduced, the reliability of a gate oxide layer is reduced, and the development and the application of the SiC power device are seriously restricted. In the process of preparing the silicon carbide MOS device, SiO can be reduced by high-temperature thermal annealing under different atmospheres2The interface state of the/SiC interface and the improvement of interface defects, but additional thermal budget can be generated, and the structure can be slightly changed and the reliability can be reduced in a device with a complex structure; alternatively, the current preparation process introduces the N element into SiO2Although the interface state can be reduced, the positive charge is introduced into the oxide layer on the other hand, so that the flat band voltage is reduced, and the problem that the silicon carbide MOS device is easily turned on by mistake in the using process is solved.
Based on the above, the invention provides a silicon carbide MOS capacitor device and a manufacturing method thereof, which effectively solve the technical problems in the prior art, improve the defects at the interface of a gate oxide layer and a SiC epitaxial layer, reduce the thermal budget in the process of manufacturing the silicon carbide MOS capacitor device and improve the reliability of the silicon carbide MOS capacitor device.
In order to achieve the above object, the technical solutions provided by the present invention are described in detail below, specifically with reference to fig. 1 to 4.
Referring to fig. 1, a flowchart of a method for manufacturing a silicon carbide MOS capacitor device according to an embodiment of the present invention is shown, where the method includes:
s1, providing a SiC epitaxial wafer, wherein the SiC epitaxial wafer comprises a SiC substrate and a SiC epitaxial layer located on the SiC substrate;
s2, carrying out oxidation treatment on the SiC epitaxial wafer to form a gate oxide layer on one side of the SiC epitaxial layer, which is far away from the SiC substrate;
s3, irradiating the interface of the gate oxide layer and the SiC epitaxial layer;
and S4, forming a first electrode on the side of the gate oxide layer, which is far away from the SiC substrate, and forming a second electrode on the side of the SiC substrate, which is far away from the SiC epitaxial layer.
It can be understood that, in the manufacturing method provided by the embodiment of the invention, after the gate oxide layer located on the side of the SiC epitaxial layer away from the SiC substrate is formed through oxidation treatment on the SiC epitaxial wafer, the interface between the gate oxide layer and the SiC epitaxial layer is irradiated, so that a part of defect structures at the interface between the gate oxide layer and the SiC epitaxial layer are directly decomposed, and the C atoms at the interface are separated from the interface position, thereby achieving the purpose of improving the electrical performance at the interface. Therefore, according to the technical scheme provided by the invention, the defects at the interface of the gate oxide layer and the SiC epitaxial layer are improved, meanwhile, the thermal budget in the process of manufacturing the silicon carbide MOS capacitor device can be reduced, and the reliability of the silicon carbide MOS capacitor device is improved.
In one embodiment of the present invention, the present invention can protect the SiC substrate side of the SiC epitaxial wafer before the oxidation treatment is performed on the SiC epitaxial wafer, and form the gate oxide layer only on the SiC epitaxial layer side of the SiC epitaxial wafer when the oxidation treatment is performed on the SiC epitaxial wafer. Or,
before the oxidation treatment is carried out on the SiC epitaxial wafer, one side of the SiC substrate of the SiC epitaxial wafer is not protected, and when the oxidation treatment is carried out on the SiC epitaxial wafer, a gate oxide layer is formed on one side of the SiC epitaxial layer of the SiC epitaxial wafer, a sacrificial oxide layer is formed on one side of the SiC substrate of the SiC epitaxial wafer at the same time, and then the sacrificial oxide layer is removed before the second electrode is manufactured; that is, in the embodiment of the present invention, while the oxidation treatment is performed on the SiC epitaxial wafer to form the gate oxide layer, the oxidation treatment is performed on the SiC epitaxial wafer, and a sacrificial oxide layer is further formed on a side of the SiC substrate away from the SiC epitaxial layer;
wherein the sacrificial oxide layer is removed before the second electrode is formed.
Referring specifically to fig. 2, a flowchart of another silicon carbide MOS capacitor device and a manufacturing method thereof according to an embodiment of the present invention is shown, where the manufacturing method includes:
s11, providing a SiC epitaxial wafer, wherein the SiC epitaxial wafer comprises a SiC substrate and a SiC epitaxial layer located on the SiC substrate;
s12, carrying out oxidation treatment on the SiC epitaxial wafer to form a gate oxide layer on one side, away from the SiC substrate, of the SiC epitaxial layer and simultaneously form a sacrificial oxide layer on one side, away from the SiC epitaxial layer, of the SiC substrate;
s13, irradiating the interface of the gate oxide layer and the SiC epitaxial layer;
s14, forming a first electrode on the side, facing away from the SiC substrate, of the gate oxide layer;
and S15, removing the sacrificial oxide layer, and forming a second electrode on the side of the SiC substrate, which is far away from the SiC epitaxial layer.
It should be noted that, in the embodiment of the present invention, the step of removing the sacrificial oxide layer may be performed after the step of forming the first electrode, or may be performed before the step of forming the first electrode, and the present invention is not particularly limited as long as the step is performed before the step of forming the second electrode.
The technical solution provided by the embodiment of the present invention is described in more detail below with reference to the schematic structural diagrams corresponding to each step in the manufacturing method of the silicon carbide MOS capacitor device. Referring to fig. 3 a-3 e, there are shown corresponding schematic structural diagrams of the steps in fig. 2.
As shown in fig. 3a, corresponding to step S11, a SiC epitaxial wafer is provided, where the SiC epitaxial wafer includes a SiC substrate 101 and a SiC epitaxial layer 102 on the SiC substrate 101.
In an embodiment of the invention, the material of the SiC epitaxial wafer provided by the invention can be 4H-SiC, 3C-SiC or 6H-SiC. And, the SiC epitaxial wafer may be an N-type material, and may also be a P-type material, which is not particularly limited to the present invention.
It can be understood that the material of the SiC epitaxial wafer provided by the embodiment of the present invention may be 3C-SiC, where 3C-SiC is the only homogeneous polytype with a sphalerite structure, the electron mobility of the polytype is the highest, and the polytype has high thermal conductivity and high critical breakdown electric field; the SiC epitaxial wafer provided by the embodiment of the invention can be made of 6H-SiC, the 6H-SiC has a wide band gap, and a power device made of the 6H-SiC has the advantages of high working temperature and the like; the SiC epitaxial wafer provided by the embodiment of the invention is made of 4H-SiC, the 4H-SiC has a wider band gap than the 6H-SiC, and the 4H-SiC has higher electron mobility and higher breakdown electric field intensity.
Preferably, the material of the SiC epitaxial layer provided by the embodiment of the present invention is 4H — SiC, the thickness of the SiC epitaxial layer may be set to 12 μm, and the doping concentration of the SiC epitaxial layer may be 8 × 1015cm-3
As shown in fig. 3b, corresponding to step S12, performing oxidation treatment on the SiC epitaxial wafer to form a gate oxide layer 200 on the side of the SiC epitaxial layer 102 away from the SiC substrate 101, and simultaneously forming a sacrificial oxide layer 300 on the side of the SiC substrate 101 away from the SiC epitaxial layer 102;
in an embodiment of the present invention, before the oxidation treatment is performed on the SiC epitaxial wafer provided by the present invention, the SiC epitaxial wafer may be cleaned. Optionally, the SiC epitaxial wafer may be cleaned by a standard RCA cleaning method, and the present invention is not particularly limited.
Specifically, the SiC epitaxial wafer can be immersed in a mixed solution of 98 wt% concentrated sulfuric acid and 27 wt% hydrogen peroxide at a volume ratio of 1:1 at a temperature of 90 DEG CHeating in water bath for 15min, washing with deionized water, and adding N2Drying; then, soaking the SiC epitaxial wafer in a mixed solution of 28 wt% ammonia water and 27 wt% hydrogen peroxide in a volume ratio of 1:1, heating in a water bath for 15min, washing with deionized water, and then adopting N2Drying; finally, the SiC epitaxial wafer is immersed in a mixed solution of 10 wt% hydrochloric acid and 27 wt% hydrogen peroxide in a volume ratio of 1:1, heated in water bath for 15min at the temperature of 90 ℃, cleaned by deionized water, and then N is adopted2And drying to finish the cleaning process of the SiC epitaxial wafer.
After the SiC epitaxial wafer is cleaned, the SiC epitaxial wafer is placed in an oxidation furnace for oxidation. Optionally, the oxidation treatment of the SiC epitaxial wafer provided in the embodiment of the present invention includes:
and carrying out dry oxygen oxidation treatment on the SiC epitaxial wafer, and carrying out high-temperature treatment at a preset temperature on the SiC epitaxial wafer in an oxygen atmosphere to form a gate oxide layer and a sacrificial oxide layer.
In an embodiment of the present invention, the preset temperature provided by the present invention may be 1200 ℃ to 1500 ℃, inclusive; further optimization can be 1250 ℃ -1450 ℃, inclusive.
The embodiment of the invention provides a specific oxidation treatment process for a SiC epitaxial wafer, wherein nitrogen is firstly utilized to evacuate air in an oxidation furnace, and the cleaned SiC epitaxial wafer is placed on a quartz boat under the condition that the nitrogen is taken as protective gas, and is slowly pushed into a constant-temperature area of the oxidation furnace in an environment with the temperature of 700 ℃; then heating the constant temperature region at a rate of 5 ℃/min, slowly introducing oxygen when the temperature is raised to 1350 ℃, oxidizing the SiC epitaxial wafer for 20min in a pure dry oxygen atmosphere to form SiO with the thickness of 58nm-60nm2A gate oxide layer and SiO with a thickness of 58nm-60nm2And (4) sacrificing the oxide layer.
As shown in fig. 3c, corresponding to step S13, irradiation is performed at the interface of the gate oxide layer 200 and the SiC epitaxial layer 102.
After the SiC epitaxial wafer is placed in an oxidation furnace for oxidation treatment, an oxygen channel is closed, then a constant temperature region is cooled under the protection of nitrogen, and then the SiC epitaxial wafer is slowly pulled out of a quartz boat and taken out after the oxidation treatment; and then, irradiating the interface between the SiC epitaxial wafer and the gate oxide layer for a preset time to achieve the purpose of improving the defects of the interface between the gate oxide layer and the SiC epitaxial layer, simultaneously reducing the thermal budget in the process of manufacturing the silicon carbide MOS capacitor device, and improving the reliability of the silicon carbide MOS capacitor device.
In an embodiment of the present invention, the irradiation of the interface between the gate oxide layer and the SiC epitaxial layer includes:
and irradiating the interface of the gate oxide layer and the SiC epitaxial layer by adopting high-energy photon beams, wherein the photon wave band of the high-energy photon beams is 10nm-450nm, including end points.
It can be understood that, in the high-energy photon beam, because of the extremely high energy of a single photon, electrons at the outer layer of the atomic nucleus can be excited to a very high energy level, which is visually represented by the breakage of chemical bonds and the transformation of chemical properties. Furthermore, high-energy photon beams are incident to the interface between the gate oxide layer and the SiC epitaxial layer from one side of the gate oxide layer, partial defect structures at the interface between the gate oxide layer and the SiC epitaxial layer can be directly decomposed, and C atoms at the interface are separated from the interface position, so that the purpose of improving the electrical performance at the interface is achieved.
In an embodiment of the present invention, the high energy photon beam provided by the present invention may be an ultraviolet beam, and the wavelength band thereof is 20nm to 400nm, inclusive. And the technical scheme provided by the invention can control the high-energy photon beam to be a continuous high-energy photon beam or a pulse high-energy photon beam.
In an embodiment of the present invention, the irradiation power of the high-energy photon beam can be controlled to be 100mW/cm2-1000mW/cm2Inclusive.
In addition, the embodiment of the invention can adopt a gas laser or a solid-state laser to generate the high-energy photon beam, and the specific laser can be an ArF laser or a D laser2A laser, etc., and the present invention is not particularly limited thereto.
Referring to fig. 4, a schematic structural diagram of a high-energy photon beam generating apparatus provided in an embodiment of the present invention is shown, where the generating apparatus includes a laser 10, an optical path guiding device 20, and a beam adjusting device 30; wherein, the laser 10 generates a high-energy photon beam, and then the high-energy photon beam is incident into the optical path guiding device 20 disposed on the optical path of the laser 10; the light path guiding device 20 guides and adjusts the high-energy photon beam to a desired light path and emits the high-energy photon beam to the beam adjusting device 30; the beam adjusting device 30 can diffuse and homogenize the high-energy photon beam through a flexible light sheet or a grating and other devices, so that the high-energy photon beam can irradiate the interface between the gate oxide layer and the SiC epitaxial layer in a large area and uniformly.
As shown in fig. 3d, corresponding to step S14, a first electrode 401 is formed on the side of the gate oxide layer 200 facing away from the SiC substrate 101.
After the irradiation treatment of the SiC epitaxial wafer is completed, the first electrode may be formed by photolithography, sputtering, and lift-off processes. Specifically, the SiC epitaxial wafer can be placed in an HMDS oven for 15min, and photoresist is coated on one side of the gate oxide layer, which is far away from the SiC substrate; then carrying out prebaking on the SiC epitaxial wafer at 100 ℃, wherein the prebaking time is 2 min; after cooling for 2min, etching a first electrode pattern on the photoresist by using a photoetching plate corresponding to the first electrode, wherein the front exposure time is 7s, and the reverse exposure time is 65 s; then soaking the SiC epitaxial wafer in a developing solution for developing for 75s, and then performing hot plate hardening at 115 ℃ for 90s to expose a pattern region of the first electrode; and forming an electrode layer with the thickness of 300nm on one side of the photoresist film, which is far away from the SiC epitaxial wafer, by adopting a sputtering process, and finally forming a first electrode with a preset pattern by a photoresist stripping method.
In an embodiment of the invention, the material of the first electrode provided by the invention may be Al, Ti, or NiCr, and the invention is not limited in particular.
As shown in fig. 3e, corresponding to step S15, the sacrificial oxide layer 300 is removed, and a second electrode 402 is formed on the side of the SiC substrate 101 facing away from the SiC epitaxial layer 102.
After a first electrode is formed, coating photoresist on one side of the first electrode, which is far away from the SiC substrate, for protection, then etching and removing the sacrificial oxide layer by using a diluted hydrofluoric acid solution with the concentration of 5% -10% as a corrosive liquid, and then forming a second electrode with the thickness of 300nm on one side of the SiC substrate, which is far away from the SiC epitaxial layer, by using a sputtering process; and finally, removing the photoresist on the side, away from the SiC substrate, of the first electrode by using an acetone solution, ultrasonically cleaning for 5 minutes by using acetone, ethanol and deionized water in sequence, and blow-drying by using nitrogen to complete the manufacture of the silicon carbide MOS capacitor device.
In an embodiment of the invention, the material of the second electrode provided by the invention may be Al, Ti, or NiCr, and the invention is not limited in particular.
Correspondingly, the invention also provides a silicon carbide MOS capacitor device which is manufactured by adopting the manufacturing method of the silicon carbide MOS capacitor device provided by any one of the embodiments.
The invention provides a silicon carbide MOS capacitor device and a manufacturing method thereof, wherein the method comprises the following steps: providing a SiC epitaxial wafer, wherein the SiC epitaxial wafer comprises a SiC substrate and a SiC epitaxial layer positioned on the SiC substrate; carrying out oxidation treatment on the SiC epitaxial wafer to form a gate oxide layer positioned on one side of the SiC epitaxial layer, which is far away from the SiC substrate; irradiating the interface of the gate oxide layer and the SiC epitaxial layer; and forming a first electrode on one side of the gate oxide layer, which is far away from the SiC substrate, and forming a second electrode on one side of the SiC substrate, which is far away from the SiC epitaxial layer.
According to the content, after the gate oxide layer positioned on the side, away from the SiC substrate, of the SiC epitaxial layer is formed through oxidation treatment on the SiC epitaxial wafer, the interface of the gate oxide layer and the SiC epitaxial layer is irradiated, so that a part of defect structures at the interface of the gate oxide layer and the SiC epitaxial layer are directly decomposed, C atoms at the interface are separated from the interface, and the purpose of improving the electrical performance at the interface is achieved. Therefore, according to the technical scheme provided by the invention, the defects at the interface of the gate oxide layer and the SiC epitaxial layer are improved, meanwhile, the thermal budget in the process of manufacturing the silicon carbide MOS capacitor device can be reduced, and the reliability of the silicon carbide MOS capacitor device is improved.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

Claims (10)

1. A method for manufacturing a silicon carbide MOS capacitor device is characterized by comprising the following steps:
providing a SiC epitaxial wafer, wherein the SiC epitaxial wafer comprises a SiC substrate and a SiC epitaxial layer positioned on the SiC substrate;
carrying out oxidation treatment on the SiC epitaxial wafer to form a gate oxide layer positioned on one side of the SiC epitaxial layer, which is far away from the SiC substrate;
irradiating the interface of the gate oxide layer and the SiC epitaxial layer;
and forming a first electrode on one side of the gate oxide layer, which is far away from the SiC substrate, and forming a second electrode on one side of the SiC substrate, which is far away from the SiC epitaxial layer.
2. The method of claim 1 wherein irradiating the interface of the gate oxide layer and the epitaxial layer of SiC comprises:
and irradiating the interface of the gate oxide layer and the SiC epitaxial layer by adopting high-energy photon beams, wherein the photon wave band of the high-energy photon beams is 10nm-450nm, including end points.
3. The method of claim 2, wherein the high energy photon beam is an ultraviolet beam.
4. The method as claimed in claim 2, wherein the high energy photon beam is controlled to be a continuous high energy photon beam or a pulsed high energy photon beam.
5. The method for manufacturing a silicon carbide MOS capacitor device as claimed in claim 2, wherein the irradiation power of the high energy photon beam is controlled to be 100mW/cm2-2000mW/cm2Inclusive.
6. The method of claim 2, wherein the high energy photon beam is generated by a gas laser or a solid state laser.
7. The method of claim 1, wherein the oxidation of the SiC epitaxial wafer forms the gate oxide layer and a sacrificial oxide layer on a side of the SiC substrate facing away from the SiC epitaxial layer;
wherein the sacrificial oxide layer is removed before the second electrode is formed.
8. The method of claim 1, wherein the SiC epitaxial wafer is 4H-SiC, 3C-SiC or 6H-SiC.
9. The method of claim 1, wherein the oxidizing of the SiC epitaxial wafer comprises:
and carrying out dry oxygen oxidation treatment on the SiC epitaxial wafer, and carrying out high-temperature treatment at a preset temperature on the SiC epitaxial wafer in an oxygen atmosphere.
10. A silicon carbide MOS capacitor device, characterized in that it is manufactured by the method of manufacturing a silicon carbide MOS capacitor device according to any one of claims 1 to 9.
CN202010246752.1A 2020-03-31 2020-03-31 Silicon carbide MOS capacitor device and manufacturing method thereof Pending CN111415866A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010246752.1A CN111415866A (en) 2020-03-31 2020-03-31 Silicon carbide MOS capacitor device and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010246752.1A CN111415866A (en) 2020-03-31 2020-03-31 Silicon carbide MOS capacitor device and manufacturing method thereof

Publications (1)

Publication Number Publication Date
CN111415866A true CN111415866A (en) 2020-07-14

Family

ID=71491672

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010246752.1A Pending CN111415866A (en) 2020-03-31 2020-03-31 Silicon carbide MOS capacitor device and manufacturing method thereof

Country Status (1)

Country Link
CN (1) CN111415866A (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000252461A (en) * 1999-03-01 2000-09-14 Agency Of Ind Science & Technol Manufacture of semiconductor device
JP2001244260A (en) * 2000-02-25 2001-09-07 Natl Inst Of Advanced Industrial Science & Technology Meti Method of manufacturing interface between oxide film/ silicon carbide
CN101552192A (en) * 2009-04-14 2009-10-07 西安电子科技大学 Method for manufacturing Sic MOS capacitor
CN102629559A (en) * 2012-04-20 2012-08-08 西安电子科技大学 Manufacture method of stacked gate SiC-metal insulator semiconductor (MIS) capacitor
CN104659114A (en) * 2015-01-28 2015-05-27 株洲南车时代电气股份有限公司 Mos capacitor and manufacturing method thereof
CN107863392A (en) * 2016-09-22 2018-03-30 中兴通讯股份有限公司 A kind of SiC mos capacitances and its manufacture method
CN109801840A (en) * 2018-12-04 2019-05-24 中国科学院微电子研究所 A kind of method and SiC device improving SiC device interface feature

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000252461A (en) * 1999-03-01 2000-09-14 Agency Of Ind Science & Technol Manufacture of semiconductor device
JP2001244260A (en) * 2000-02-25 2001-09-07 Natl Inst Of Advanced Industrial Science & Technology Meti Method of manufacturing interface between oxide film/ silicon carbide
CN101552192A (en) * 2009-04-14 2009-10-07 西安电子科技大学 Method for manufacturing Sic MOS capacitor
CN102629559A (en) * 2012-04-20 2012-08-08 西安电子科技大学 Manufacture method of stacked gate SiC-metal insulator semiconductor (MIS) capacitor
CN104659114A (en) * 2015-01-28 2015-05-27 株洲南车时代电气股份有限公司 Mos capacitor and manufacturing method thereof
CN107863392A (en) * 2016-09-22 2018-03-30 中兴通讯股份有限公司 A kind of SiC mos capacitances and its manufacture method
CN109801840A (en) * 2018-12-04 2019-05-24 中国科学院微电子研究所 A kind of method and SiC device improving SiC device interface feature

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
王善林 等主编: "《电子封装技术实验》", pages: 142 - 143 *

Similar Documents

Publication Publication Date Title
JP5374883B2 (en) Semiconductor device and manufacturing method thereof
JP5104314B2 (en) Semiconductor device and manufacturing method thereof
JP5396689B2 (en) Semiconductor device and manufacturing method thereof
JP3085272B2 (en) Method for forming thermal oxide film on silicon carbide semiconductor device
US4266986A (en) Passivation of defects in laser annealed semiconductors
CN105355561B (en) A kind of process for surface preparation of reduction SiC MOS interface state densities
JP2009194216A (en) Method of manufacturing semiconductor device
JPH0231493B2 (en)
JP6945585B2 (en) How to Form Wide Bandgap Semiconductor Devices and Wide Bandgap Semiconductor Devices
WO2010061619A1 (en) Method for producing semiconductor substrate, semiconductor substrate, method for manufacturing electronic device, and reaction apparatus
CN107785250B (en) Silicon carbide-based Schottky contact manufacturing method and Schottky diode manufacturing method
CN114093765B (en) Method for prolonging minority carrier lifetime of silicon carbide film
CN111403280A (en) Silicon carbide MOS capacitor device and manufacturing method thereof
JP5529217B2 (en) Manufacturing method of semiconductor device
JP2000286258A (en) Manufacture of semiconductor device, mos device and semiconductor manufacturing apparatus
CN111415866A (en) Silicon carbide MOS capacitor device and manufacturing method thereof
CN115295405B (en) Method for improving carrier concentration of wide bandgap semiconductor
JP4164575B2 (en) Manufacturing method of semiconductor device
JP6870286B2 (en) Manufacturing method of silicon carbide semiconductor device
US9978598B2 (en) Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device
US10699898B2 (en) Method for oxidizing a silicon carbide based on microwave plasma at an AC voltage
CN111725330A (en) Preparation method of silicon carbide MOS capacitor gate oxide layer
JPH0927613A (en) Manufacture of semiconductor device
JP4997605B2 (en) Cold wall type heat treatment furnace and insulating film forming apparatus
Kikuchi Low temperature and high concentration laser doping system for fabrication of 4H-SiC power devices

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20200714

WD01 Invention patent application deemed withdrawn after publication