CN111049764A - Method for reducing network signal interaction interference of network switch - Google Patents
Method for reducing network signal interaction interference of network switch Download PDFInfo
- Publication number
- CN111049764A CN111049764A CN201911396563.6A CN201911396563A CN111049764A CN 111049764 A CN111049764 A CN 111049764A CN 201911396563 A CN201911396563 A CN 201911396563A CN 111049764 A CN111049764 A CN 111049764A
- Authority
- CN
- China
- Prior art keywords
- analog signal
- chip
- integrated circuit
- network
- network switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/55—Prevention, detection or correction of errors
- H04L49/552—Prevention, detection or correction of errors by ensuring the integrity of packets received through redundant connections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/08—Configuration management of networks or network elements
- H04L41/0803—Configuration setting
- H04L41/0823—Configuration setting characterised by the purposes of a change of settings, e.g. optimising configuration for enhancing reliability
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/08—Configuration management of networks or network elements
- H04L41/0803—Configuration setting
- H04L41/0823—Configuration setting characterised by the purposes of a change of settings, e.g. optimising configuration for enhancing reliability
- H04L41/0836—Configuration setting characterised by the purposes of a change of settings, e.g. optimising configuration for enhancing reliability to enhance reliability, e.g. reduce downtime
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Security & Cryptography (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
The invention belongs to the technical field of information, and provides a method for reducing network signal interaction interference of a network switch, which comprises the following steps: s1, starting a network switch; s2, the network switch chip reads the setting in the memory unit; s3, the network switch chip is used for closing part of the ports; and S4, connecting at least two network switches to complete the setting. The network switch comprises an internal analog signal integrated circuit, the internal analog signal integrated circuit comprises at least two analog signal line ports, and in step S3, the analog signal line ports 1/3-1/2 need to be closed. The invention can effectively reduce the interference between different port signals in the network switching chip, improve the signal-to-noise ratio of the network signals and improve the quality of network equipment.
Description
Technical Field
The invention belongs to the technical field of information, and particularly relates to a method for reducing network signal interaction interference of a network switch.
Background
A network switch is a device that expands the network and provides more connection ports in a sub-network to connect more computers and to transmit over greater distances. With the development of the communication industry and the promotion of informatization of national economy, the network switch market is in a steady rising situation. The method has the characteristics of high cost performance, high flexibility, relative simplicity, easy realization and the like.
A network switch is a network device used for forwarding electrical signals. It may provide an exclusive electrical signal path for any two network nodes accessing the switch.
In the prior art, a network switch generally adopts a common mode choke coil added to an external circuit of a network switch chip to eliminate signal interference, or adopts a network device integrated circuit with less interference. However, the following problems exist in eliminating interference by these methods:
1. interference between different port signals inside the network switching chip cannot be completely eliminated;
2. the cost of the less interfered network device ic is higher, and the high frequency noise cannot be eliminated effectively.
Disclosure of Invention
In view of this, the present invention provides a method for reducing network signal interaction interference of a network switch, which can effectively reduce interference between signals at different ports in a network switch chip, improve a signal-to-noise ratio of a network signal, and improve quality of network equipment.
The technical scheme of the invention is as follows:
a method for reducing network signal interaction interference of a network switch is characterized by comprising the following steps:
s1, starting a network switch;
s2, the network switch chip reads the setting in the memory unit;
s3, the network switch chip is used for closing part of the ports;
and S4, connecting at least two network switches to complete the setting.
The network switch comprises an internal analog signal integrated circuit, the internal analog signal integrated circuit comprises at least two analog signal line ports, and in step S3, the analog signal line ports 1/3-1/2 need to be closed.
Furthermore, the mode of closing the analog signal line ports is to adopt interval closing, that is, only one adjacent analog signal line port is closed.
In the invention, the adjacent network switch chip ports are closed, so that the used network port signals are not interfered by the adjacent network port signals in the chip, thereby improving the signal quality of a new network switch chip.
Furthermore, the network switch further comprises an internal digital signal integrated circuit of the chip and an internal digital-to-analog conversion integrated circuit of the chip, wherein the internal digital-to-analog conversion integrated circuit of the chip is respectively connected with the internal digital signal integrated circuit of the chip and the internal analog signal integrated circuit of the chip in an electric signal manner.
Furthermore, the network switch also comprises a clock signal circuit, and the clock signal circuit is connected with the digital signal integrated circuit in the chip.
Furthermore, the network switch also comprises a power supply circuit, and the power supply circuit is respectively connected with the chip internal digital signal integrated circuit, the chip internal digital-to-analog conversion integrated circuit and the chip internal analog signal integrated circuit.
Furthermore, the chip internal analog signal integrated circuit includes eight analog signal line ports, and in step S3, the four analog signal line ports are closed, and the two network switches are connected to form a new network switch with eight analog signal line ports.
Furthermore, the chip internal analog signal integrated circuit includes five analog signal line ports, and in step S3, the two analog signal line ports and the three analog signal line ports are respectively closed, and the two network switches are connected to form a new network switch with five analog signal line ports.
Further, the chip internal analog signal integrated circuit includes twenty-four analog signal line ports, and in step S3, twelve analog signal line ports are closed, and two network switches are connected to form a new network switch having twenty-four analog signal line ports.
Further, the chip internal analog signal integrated circuit includes forty-eight analog signal line ports, and in step S3, the twenty-four analog signal line ports are closed, and the two network switches are connected to form a new network switch having forty-eight analog signal line ports.
In the invention, the integrated circuits of analog signals are concentrated in the network switch chips of a plurality of ports, so that the network signals of adjacent ports can interfere with each other in a new network chip. The technical scheme of the invention solves the problem of signal mutual interference between different ports of network signals of network equipment by closing part of ports of the network switch chip and using a plurality of network switch chips to form the same number of ports so as to improve the signal quality of the network equipment.
The main innovation point of the invention is that the problem of signal mutual interference between different ports of network signals of network equipment is solved by closing part of ports of the network switch chip and using a plurality of network switch chips to form the same number of ports, so as to improve the signal quality of the network equipment.
The invention can effectively reduce the interference between different port signals in the network switching chip, improve the signal-to-noise ratio of the network signals and improve the quality of network equipment.
The invention can be used with the network switch chip in the prior art, does not need to additionally develop a new network switch chip, and can reduce the development cost and time.
Drawings
FIG. 1 is a schematic diagram of the internal structure of a network switch according to the present invention;
fig. 2 is a schematic diagram of the connection mode of the network switch according to the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is further described in detail with reference to the following embodiments. It should be understood that the detailed description and specific examples, while indicating the scope of the invention, are intended for purposes of illustration only and are not intended to limit the scope of the invention.
Example 1
A method for reducing network signal interaction interference of a network switch is characterized by comprising the following steps:
s1, starting a network switch;
s2, the network switch chip reads the setting in the memory unit;
s3, the network switch chip is used for closing part of the ports;
and S4, connecting at least two network switches to complete the setting.
The network switch comprises an internal analog signal integrated circuit, the internal analog signal integrated circuit comprises at least two analog signal line ports, and in step S3, the analog signal line ports 1/3-1/2 need to be closed.
Furthermore, the mode of closing the analog signal line ports is to adopt interval closing, that is, only one adjacent analog signal line port is closed.
In the invention, the adjacent network switch chip ports are closed, so that the used network port signals are not interfered by the adjacent network port signals in the chip, thereby improving the signal quality of a new network switch chip.
Furthermore, the network switch further comprises an internal digital signal integrated circuit of the chip and an internal digital-to-analog conversion integrated circuit of the chip, wherein the internal digital-to-analog conversion integrated circuit of the chip is respectively connected with the internal digital signal integrated circuit of the chip and the internal analog signal integrated circuit of the chip in an electric signal manner.
Furthermore, the network switch also comprises a clock signal circuit, and the clock signal circuit is connected with the digital signal integrated circuit in the chip.
Furthermore, the network switch also comprises a power supply circuit, and the power supply circuit is respectively connected with the chip internal digital signal integrated circuit, the chip internal digital-to-analog conversion integrated circuit and the chip internal analog signal integrated circuit.
Furthermore, the chip internal analog signal integrated circuit includes eight analog signal line ports, and in step S3, the four analog signal line ports are closed, and the two network switches are connected to form a new network switch with eight analog signal line ports.
The embodiment can effectively reduce the interference between different port signals in the network switching chip, improve the signal-to-noise ratio of the network signals and improve the quality of network equipment.
Example 2
A method for reducing network signal interaction interference of a network switch is characterized by comprising the following steps:
s1, starting a network switch;
s2, the network switch chip reads the setting in the memory unit;
s3, the network switch chip is used for closing part of the ports;
and S4, connecting at least two network switches to complete the setting.
The network switch comprises an internal analog signal integrated circuit, the internal analog signal integrated circuit comprises at least two analog signal line ports, and in step S3, the analog signal line ports 1/3-1/2 need to be closed.
Furthermore, the mode of closing the analog signal line ports is to adopt interval closing, that is, only one adjacent analog signal line port is closed.
In the invention, the adjacent network switch chip ports are closed, so that the used network port signals are not interfered by the adjacent network port signals in the chip, thereby improving the signal quality of a new network switch chip.
Furthermore, the network switch further comprises an internal digital signal integrated circuit of the chip and an internal digital-to-analog conversion integrated circuit of the chip, wherein the internal digital-to-analog conversion integrated circuit of the chip is respectively connected with the internal digital signal integrated circuit of the chip and the internal analog signal integrated circuit of the chip in an electric signal manner.
Furthermore, the network switch also comprises a clock signal circuit, and the clock signal circuit is connected with the digital signal integrated circuit in the chip.
Furthermore, the network switch also comprises a power supply circuit, and the power supply circuit is respectively connected with the chip internal digital signal integrated circuit, the chip internal digital-to-analog conversion integrated circuit and the chip internal analog signal integrated circuit.
Furthermore, the chip internal analog signal integrated circuit includes five analog signal line ports, and in step S3, the two analog signal line ports and the three analog signal line ports are respectively closed, and the two network switches are connected to form a new network switch with five analog signal line ports.
The embodiment can effectively reduce the interference between different port signals in the network switching chip, improve the signal-to-noise ratio of the network signals and improve the quality of network equipment.
Example 3
A method for reducing network signal interaction interference of a network switch is characterized by comprising the following steps:
s1, starting a network switch;
s2, the network switch chip reads the setting in the memory unit;
s3, the network switch chip is used for closing part of the ports;
and S4, connecting at least two network switches to complete the setting.
The network switch comprises an internal analog signal integrated circuit, the internal analog signal integrated circuit comprises at least two analog signal line ports, and in step S3, the analog signal line ports 1/3-1/2 need to be closed.
Furthermore, the mode of closing the analog signal line ports is to adopt interval closing, that is, only one adjacent analog signal line port is closed.
In the invention, the adjacent network switch chip ports are closed, so that the used network port signals are not interfered by the adjacent network port signals in the chip, thereby improving the signal quality of a new network switch chip.
Furthermore, the network switch further comprises an internal digital signal integrated circuit of the chip and an internal digital-to-analog conversion integrated circuit of the chip, wherein the internal digital-to-analog conversion integrated circuit of the chip is respectively connected with the internal digital signal integrated circuit of the chip and the internal analog signal integrated circuit of the chip in an electric signal manner.
Furthermore, the network switch also comprises a clock signal circuit, and the clock signal circuit is connected with the digital signal integrated circuit in the chip.
Furthermore, the network switch also comprises a power supply circuit, and the power supply circuit is respectively connected with the chip internal digital signal integrated circuit, the chip internal digital-to-analog conversion integrated circuit and the chip internal analog signal integrated circuit.
Further, the chip internal analog signal integrated circuit includes twenty-four analog signal line ports, and in step S3, twelve analog signal line ports are closed, and two network switches are connected to form a new network switch having twenty-four analog signal line ports.
The embodiment can effectively reduce the interference between different port signals in the network switching chip, improve the signal-to-noise ratio of the network signals and improve the quality of network equipment.
Example 4
A method for reducing network signal interaction interference of a network switch is characterized by comprising the following steps:
s1, starting a network switch;
s2, the network switch chip reads the setting in the memory unit;
s3, the network switch chip is used for closing part of the ports;
and S4, connecting at least two network switches to complete the setting.
The network switch comprises an internal analog signal integrated circuit, the internal analog signal integrated circuit comprises at least two analog signal line ports, and in step S3, the analog signal line ports 1/3-1/2 need to be closed.
Furthermore, the mode of closing the analog signal line ports is to adopt interval closing, that is, only one adjacent analog signal line port is closed.
In the invention, the adjacent network switch chip ports are closed, so that the used network port signals are not interfered by the adjacent network port signals in the chip, thereby improving the signal quality of a new network switch chip.
Furthermore, the network switch further comprises an internal digital signal integrated circuit of the chip and an internal digital-to-analog conversion integrated circuit of the chip, wherein the internal digital-to-analog conversion integrated circuit of the chip is respectively connected with the internal digital signal integrated circuit of the chip and the internal analog signal integrated circuit of the chip in an electric signal manner.
Furthermore, the network switch also comprises a clock signal circuit, and the clock signal circuit is connected with the digital signal integrated circuit in the chip.
Furthermore, the network switch also comprises a power supply circuit, and the power supply circuit is respectively connected with the chip internal digital signal integrated circuit, the chip internal digital-to-analog conversion integrated circuit and the chip internal analog signal integrated circuit.
Further, the chip internal analog signal integrated circuit includes forty-eight analog signal line ports, and in step S3, the twenty-four analog signal line ports are closed, and the two network switches are connected to form a new network switch having forty-eight analog signal line ports.
The embodiment can effectively reduce the interference between different port signals in the network switching chip, improve the signal-to-noise ratio of the network signals and improve the quality of network equipment.
It will be evident to those skilled in the art that the invention is not limited to the details of the foregoing illustrative embodiments, and that the present invention may be embodied in other specific forms without departing from the spirit or essential attributes thereof. The present embodiments are therefore to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.
Furthermore, it should be understood that although the present description refers to embodiments, not every embodiment may contain only a single embodiment, and such description is for clarity only, and those skilled in the art should integrate the description, and the embodiments may be combined as appropriate to form other embodiments understood by those skilled in the art. It should be noted that the technical features not described in detail in the present invention can be implemented by any prior art in the field.
Claims (9)
1. A method for reducing network signal interaction interference of a network switch is characterized by comprising the following steps:
s1, starting a network switch;
s2, the network switch chip reads the setting in the memory unit;
s3, the network switch chip is used for closing part of the ports;
s4, connecting at least two network switches to complete the setting;
the network switch comprises an internal analog signal integrated circuit, the internal analog signal integrated circuit comprises at least two analog signal line ports, and in step S3, the analog signal line ports 1/3-1/2 need to be closed.
2. The method of claim 1, wherein the analog signal line port is shut down by a spaced shut down.
3. The method according to claim 1 or 2, wherein the network switch further comprises an on-chip digital signal integrated circuit and an on-chip digital-to-analog conversion integrated circuit, and the on-chip digital-to-analog conversion integrated circuit is electrically connected to the on-chip digital signal integrated circuit and the on-chip analog signal integrated circuit, respectively.
4. The method of claim 3, wherein the network switch further comprises a clock signal circuit, and the clock signal circuit is connected to the on-chip digital signal integrated circuit.
5. The method of claim 3, wherein the network switch further comprises a power circuit, and the power circuit is connected to the on-chip digital signal integrated circuit, the on-chip digital-to-analog conversion integrated circuit, and the on-chip analog signal integrated circuit, respectively.
6. The method of claim 1 or 2, wherein the on-chip analog signal integrated circuit includes eight analog signal line ports, and in step S3, four analog signal line ports are turned off, and two network switches are connected to form a new network switch with eight analog signal line ports.
7. The method of claim 1 or 2, wherein the on-chip analog signal integrated circuit includes five analog signal line ports, and in step S3, two analog signal line ports and three analog signal line ports are respectively turned off, and two network switches are connected to form a new network switch with five analog signal line ports.
8. The method of claim 1 or 2, wherein the on-chip analog signal integrated circuit includes twenty-four analog signal line ports, and in step S3, twelve analog signal line ports are turned off, and two network switches are connected to form a new network switch having twenty-four analog signal line ports.
9. The method of claim 1 or 2, wherein the on-chip analog signal integrated circuit includes forty-eight analog signal line ports, and in step S3, twenty-four analog signal line ports are turned off, and two network switches are connected to form a new network switch having forty-eight analog signal line ports.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911396563.6A CN111049764B (en) | 2019-12-30 | 2019-12-30 | Method for reducing network signal interaction interference of network switch |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911396563.6A CN111049764B (en) | 2019-12-30 | 2019-12-30 | Method for reducing network signal interaction interference of network switch |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111049764A true CN111049764A (en) | 2020-04-21 |
| CN111049764B CN111049764B (en) | 2022-03-29 |
Family
ID=70241874
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911396563.6A Active CN111049764B (en) | 2019-12-30 | 2019-12-30 | Method for reducing network signal interaction interference of network switch |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111049764B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101867502A (en) * | 2010-06-02 | 2010-10-20 | 中兴通讯股份有限公司 | Method and device for inhibiting port oscillation |
| CN202551039U (en) * | 2011-11-18 | 2012-11-21 | 北京旋极信息技术股份有限公司 | Transmission system of current type analog signal in private network |
| CN103888384A (en) * | 2012-12-20 | 2014-06-25 | 鸿富锦精密工业（深圳）有限公司 | Network switch |
| US9838132B2 (en) * | 2013-02-25 | 2017-12-05 | Jo-Chieh Chiang | Optical transceiver device |
-
2019
- 2019-12-30 CN CN201911396563.6A patent/CN111049764B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101867502A (en) * | 2010-06-02 | 2010-10-20 | 中兴通讯股份有限公司 | Method and device for inhibiting port oscillation |
| CN202551039U (en) * | 2011-11-18 | 2012-11-21 | 北京旋极信息技术股份有限公司 | Transmission system of current type analog signal in private network |
| CN103888384A (en) * | 2012-12-20 | 2014-06-25 | 鸿富锦精密工业（深圳）有限公司 | Network switch |
| US9838132B2 (en) * | 2013-02-25 | 2017-12-05 | Jo-Chieh Chiang | Optical transceiver device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111049764B (en) | 2022-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108988831A (en) | Capacitance digital isolating chip and its modulation-demo-demodulation method | |
| CN103547978A (en) | Configurable multi-dimensional driver and receiver | |
| KR101345530B1 (en) | High-frequency switching assembly, transmitter and method | |
| CN102006028A (en) | Impedance matching method and circuit | |
| CN1292184A (en) | Impedance modulation signalling | |
| US7772888B2 (en) | Communication system for connecting synchronous devices that are uncorrelated in time | |
| CN111049764B (en) | Method for reducing network signal interaction interference of network switch | |
| CN201690355U (en) | External clock synchronous device of switching power supply | |
| CN103684423A (en) | Variable synchronous clock frequency division circuit | |
| CN108347660B (en) | Analog relay access device | |
| CN103888090B (en) | Power amplifying apparatus and wireless signal transmitter utilizing the same | |
| CN110489363B (en) | Sending circuit based on DDR write channel | |
| CN103118143B (en) | Multiplex circuit of serial interface and Ethernet interface | |
| CN103236915B (en) | Synchronous ethernet electricity mouth module | |
| CN108347244A (en) | Multi-mode POR circuit for FPGA | |
| CN212392867U (en) | Power rail switching circuit | |
| CN207968474U (en) | A kind of rf signal reception device for communication | |
| CN205304965U (en) | Radio frequency antenna circuitry and TV set | |
| CN219016967U (en) | Signal transmission circuit and electronic equipment | |
| CN202711121U (en) | Household multimedia server device | |
| CN106330140B (en) | Phase interpolator and clock and data recovery circuit | |
| CN209765493U (en) | I2C converting circuit | |
| CN212012607U (en) | Isolation circuit | |
| CN216649647U (en) | Semiconductor structure and related chip and electronic device | |
| CN104579318A (en) | Multichannel clock buffer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |