CN110971230B - High-performance phase-locked loop circuit control system - Google Patents
High-performance phase-locked loop circuit control system Download PDFInfo
- Publication number
- CN110971230B CN110971230B CN201811154100.4A CN201811154100A CN110971230B CN 110971230 B CN110971230 B CN 110971230B CN 201811154100 A CN201811154100 A CN 201811154100A CN 110971230 B CN110971230 B CN 110971230B
- Authority
- CN
- China
- Prior art keywords
- filter
- signal
- voltage
- controlled oscillator
- comparison
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The invention discloses a high-performance phase-locked loop circuit control system in the technical field of circuit design, which comprises a reference frequency source, a phase discriminator, a loop filter, a contrast filter, a voltage-controlled oscillator and a program frequency divider; the reference frequency source is used for inputting signals of reference frequency; the phase discriminator is used for discriminating the phase difference between the input signal Ui and the output signal Uo; the loop filter is used for filtering an input signal; the comparison filter is used for comparing and correcting the output signal of the loop filter with the storage signal of the comparison filter, and the phase-locked loop can effectively prevent the integration output of the comparison wave band in the comparison wave form under the condition of uneven output wave form layers of the loop filter by utilizing the comparison control signal output between the comparison filter and the loop filter, so that the high performance and the high efficiency of the phase-locked loop are improved conveniently.
Description
Technical Field
The invention relates to the technical field of circuit design, in particular to a high-performance phase-locked loop circuit control system.
Background
The phase-locked loop is a phase-locked loop, and is a typical feedback control circuit, which uses an externally input reference signal to control the frequency and phase of an internal oscillation signal of the loop, so as to realize automatic tracking of the frequency of an output signal to the frequency of an input signal, and is generally used for a closed-loop tracking circuit. The method is a method for stabilizing the frequency in radio transmission, mainly comprising a VCO (voltage controlled oscillator) and a PLL (phase locked loop integrated circuit), wherein the voltage controlled oscillator gives a signal, one part is used as output, the other part is used for phase comparison with a local oscillation signal generated by the PLL through frequency division, in order to keep the frequency unchanged, the phase difference is required not to change, and if the phase difference changes, the voltage at the voltage output end of the PLL changes to control the VCO until the phase difference is recovered, thereby achieving the purpose of phase locking. A closed loop electronic circuit that maintains a defined relationship between the frequency and phase of the controlled oscillator and the input signal.
When the existing phase-locked loop circuit performs filtering operation, waveform jitter input by a frequency source is large due to waveform change or damage of a loop filter, waveform fluctuation cannot be known conveniently, and signal output operation is affected.
Based on the above, the present invention designs a high performance pll circuit control system to solve the above-mentioned problems.
Disclosure of Invention
The invention aims to provide a high-performance phase-locked loop circuit control system, which is used for solving the problems that when the conventional phase-locked loop circuit is used for filtering, the waveform input by a frequency source is easy to shake greatly due to the change of the waveform or the damage of a loop filter, the fluctuation of the waveform cannot be known conveniently, and the output work of a signal is influenced.
In order to achieve the above purpose, the present invention provides the following technical solutions: a high-performance phase-locked loop circuit control system comprises a reference frequency source, a phase discriminator, a loop filter, a contrast filter, a voltage-controlled oscillator and a program frequency divider; the reference frequency source is used for inputting signals of reference frequency; the phase discriminator is used for discriminating the phase difference between the input signal Ui and the output signal Uo; the loop filter is used for filtering an input signal; the comparison filter is used for comparing the output signal of the loop filter with the storage signal of the comparison filter and correcting the output signal; the voltage-controlled oscillator is used for directly outputting and transferring the filtered signals into the program frequency divider and comparing the frequency division with a local oscillation signal generated by the PLL IC; the program frequency divider feeds back the output signal to the phase discriminator again; the signal input end of the reference frequency source is connected with the phase discriminator, the phase discriminator is connected with the voltage-controlled oscillator through a loop filter, the signal output end of the voltage-controlled oscillator is in feedback connection with the signal input end of the reference frequency source through a program frequency divider, the filtering output end of the loop filter is connected with the contrast filter, and one end of the contrast filter is connected with the input end of the voltage-controlled oscillator.
Preferably, the contrast filter comprises a waveform storage unit and a waveform contrast unit, the waveform storage unit comprises a stored wave band, and the wave band comprises at least one group of wave crests and wave troughs.
Preferably, the waveform storage unit is configured to perform band output on the waveform comparison unit, and the waveform comparison unit is configured to temporarily store the band.
Preferably, the comparison filter further comprises an alarm and a control panel, the waveform comparison unit is connected with the signal input end of the voltage-controlled oscillator, the control panel is used for controlling the on-off circuit between the loop filter and the voltage-controlled oscillator through waveform comparison feedback, and the alarm is used for alarming of waveform comparison analysis.
Preferably, an auxiliary frequency divider is further connected between the signal input end of the reference frequency source and the signal output end of the voltage-controlled oscillator.
Preferably, the signal output end of the voltage-controlled oscillator comprises a controller, and when a line between the contrast filter and the voltage-controlled oscillator is conducted, the controller is communicated with the auxiliary frequency divider.
Compared with the prior art, the invention has the beneficial effects that: the invention can effectively prevent the output waveform of the loop filter from being uneven and the loop filter from being damaged by utilizing the contrast control signal output between the contrast filter and the loop filter, and is convenient for improving the high performance and the high efficiency of the phase-locked loop by utilizing the contrast wave band integration output in the contrast waveform.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings that are needed for the description of the embodiments will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a block diagram of a system architecture of the present invention;
fig. 2 is a comparative filter frame diagram of the present invention.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
Referring to fig. 1-2, the present invention provides a technical solution: a high-performance phase-locked loop circuit control system comprises a reference frequency source, a phase discriminator, a loop filter, a contrast filter, a voltage-controlled oscillator and a program frequency divider; the reference frequency source is used for inputting signals of reference frequency; the phase discriminator is used for discriminating the phase difference between the input signal Ui and the output signal Uo; the loop filter is used for filtering an input signal; the comparison filter is used for comparing the output signal of the loop filter with the storage signal of the comparison filter and correcting the output signal; the voltage-controlled oscillator is used for directly outputting and transferring the filtered signals into the program frequency divider and comparing the frequency division with a local oscillation signal generated by the PLL IC; the program frequency divider feeds back the output signal to the phase discriminator again; the signal input end of the reference frequency source is connected with the phase discriminator, the phase discriminator is connected with the voltage-controlled oscillator through a loop filter, the signal output end of the voltage-controlled oscillator is in feedback connection with the signal input end of the reference frequency source through a program frequency divider, the filtering output end of the loop filter is connected with the contrast filter, and one end of the contrast filter is connected with the input end of the voltage-controlled oscillator.
When the reference frequency source is used for inputting an input signal with fixed frequency, the detected phase difference signal is converted into a voltage signal by the phase discriminator and is output, the voltage signal is filtered by the loop filter to form a control voltage of the voltage-controlled oscillator, the frequency of the output signal of the oscillator is controlled in real time, the frequency and the phase of the output signal of the oscillator are fed back to the phase discriminator by the feedback path of the program frequency divider, and when the loop filter is used, a comparison waveform signal can be output by the comparison filter and compared with the output signal rectified by the loop filter so as to reflect waveform differences in time, and the output signal is reasonably scheduled by the comparison filter.
In a further embodiment, the contrast filter includes a waveform storage unit and a waveform contrast unit, the waveform storage unit includes a stored wave band, and the wave band includes at least one set of wave crests and wave troughs; the difference between the stored waveform and the rectified waveform in the filter can be readily reflected directly by the waveform with peaks and valleys.
In a further embodiment, the waveform storage unit is configured to perform band output on the waveform comparison unit, and the waveform comparison unit is configured to temporarily store the band; when the waveform rectified by the loop filter is output, the waveform is directly compared with various types of wave bands stored in the waveform storage unit in the waveform comparison unit, an ideal wave band with larger corresponding similarity is found out, the output waveform in the loop filter is directly eliminated, and the waveform recombined by the ideal wave band is output to the voltage-controlled oscillator.
In a further embodiment, the comparison filter further includes an alarm and a control panel, the waveform comparison unit is connected with the signal input end of the voltage-controlled oscillator, the control panel is used for controlling the on-off circuit between the loop filter and the voltage-controlled oscillator through waveform comparison feedback, and the alarm is used for alarming of waveform comparison analysis; when the ideal wave band appears in the comparison unit and the wave band similarity difference exists between the output wave form in the loop filter, the alarm can give an alarm, the connection end of the loop filter and the voltage-controlled oscillator can be controlled to be disconnected through the control panel, and the output work is carried out by utilizing the corresponding ideal wave form in the comparison filter.
In a further embodiment, an auxiliary frequency divider is further connected between the signal input end of the reference frequency source and the signal output end of the voltage-controlled oscillator; by the control of the control panel, the ideal waveform can be fed back to the phase discriminator through the auxiliary frequency divider by voltage-controlled oscillation.
In a further embodiment, the signal output end of the voltage-controlled oscillator includes a controller, and when the line between the contrast filter and the voltage-controlled oscillator is conducted, the controller is communicated with an auxiliary frequency divider; the controller can also control the ideal waveform and the waveform formed by the loop filter to pass through the program frequency divider and the auxiliary frequency divider respectively at the same time by utilizing the voltage-controlled oscillator, and can realize the comparison analysis of signals fed back by the program frequency divider and the auxiliary screen divider.
In the description of the present specification, the descriptions of the terms "one embodiment," "example," "specific example," and the like, mean that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the present invention. In this specification, schematic representations of the above terms do not necessarily refer to the same embodiments or examples. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples.
The preferred embodiments of the invention disclosed above are intended only to assist in the explanation of the invention. The preferred embodiments are not exhaustive or to limit the invention to the precise form disclosed. Obviously, many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and the practical application, to thereby enable others skilled in the art to best understand and utilize the invention. The invention is limited only by the claims and the full scope and equivalents thereof.
Claims (3)
1. A high performance phase locked loop circuit control system, characterized by: the phase detector comprises a reference frequency source, a phase detector, a loop filter, a contrast filter, a voltage-controlled oscillator and a program frequency divider;
the reference frequency source is used for inputting signals of reference frequency;
the phase discriminator is used for discriminating the phase difference between the input signal Ui and the output signal Uo;
the loop filter is used for filtering an input signal;
the comparison filter is used for comparing the output signal of the loop filter with the storage signal of the comparison filter and correcting the output signal;
the voltage-controlled oscillator is used for directly outputting and transferring the filtered signals into the program frequency divider and comparing the frequency division with a local oscillation signal generated by PLLIC;
the program frequency divider feeds back the output signal to the phase discriminator again;
the signal input end of the reference frequency source is connected with the phase discriminator, the phase discriminator is connected with the voltage-controlled oscillator through a loop filter, the signal output end of the voltage-controlled oscillator is in feedback connection with the signal input end of the reference frequency source through a program frequency divider, the filtering output end of the loop filter is connected with the contrast filter, and one end of the contrast filter is connected with the input end of the voltage-controlled oscillator;
the contrast filter comprises a waveform storage unit and a waveform contrast unit, wherein the waveform storage unit comprises a stored wave band, and the wave band comprises at least one group of wave crests and wave troughs; the waveform storage unit is used for outputting the wave band of the waveform comparison unit, and the waveform comparison unit is used for temporarily storing the wave band;
the comparison filter further comprises an alarm and a control panel, the waveform comparison unit is connected with the signal input end of the voltage-controlled oscillator, the control panel is used for controlling the on-off circuit between the loop filter and the voltage-controlled oscillator through waveform comparison feedback, and the alarm is used for alarming of waveform comparison analysis.
2. A high performance phase locked loop circuit control system as claimed in claim 1, wherein: an auxiliary frequency divider is also connected between the signal input end of the reference frequency source and the signal output end of the voltage-controlled oscillator.
3. A high performance phase locked loop circuit control system as claimed in claim 2, wherein: the signal output end of the voltage-controlled oscillator comprises a controller, and when a line between the contrast filter and the voltage-controlled oscillator is conducted, the controller is communicated with the auxiliary frequency divider.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811154100.4A CN110971230B (en) | 2018-09-30 | 2018-09-30 | High-performance phase-locked loop circuit control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811154100.4A CN110971230B (en) | 2018-09-30 | 2018-09-30 | High-performance phase-locked loop circuit control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110971230A CN110971230A (en) | 2020-04-07 |
| CN110971230B true CN110971230B (en) | 2023-06-30 |
Family
ID=70028637
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811154100.4A Active CN110971230B (en) | 2018-09-30 | 2018-09-30 | High-performance phase-locked loop circuit control system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110971230B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1859006A (en) * | 2005-10-21 | 2006-11-08 | 华为技术有限公司 | System and method for realizing holding fuction by analogue phase locking loop |
| CN101498761A (en) * | 2008-02-02 | 2009-08-05 | 北京芯慧同用微电子技术有限责任公司 | Test method for step response performance of phase-locked loop system |
| CN101603852A (en) * | 2008-11-25 | 2009-12-16 | 无锡虹业自动化工程有限公司 | Truck scale dynamic axle weighing system |
| CN204168277U (en) * | 2014-09-30 | 2015-02-18 | 山东华芯半导体有限公司 | A kind of delay phase-locked loop prevents the circuit of wrong lock |
-
2018
- 2018-09-30 CN CN201811154100.4A patent/CN110971230B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1859006A (en) * | 2005-10-21 | 2006-11-08 | 华为技术有限公司 | System and method for realizing holding fuction by analogue phase locking loop |
| CN101498761A (en) * | 2008-02-02 | 2009-08-05 | 北京芯慧同用微电子技术有限责任公司 | Test method for step response performance of phase-locked loop system |
| CN101603852A (en) * | 2008-11-25 | 2009-12-16 | 无锡虹业自动化工程有限公司 | Truck scale dynamic axle weighing system |
| CN204168277U (en) * | 2014-09-30 | 2015-02-18 | 山东华芯半导体有限公司 | A kind of delay phase-locked loop prevents the circuit of wrong lock |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110971230A (en) | 2020-04-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3893042A (en) | Lock indicator for phase-locked loops | |
| US7538622B2 (en) | Multiple reference frequency fractional-N PLL (phase locked loop) | |
| CA1215751A (en) | Phase lock loop circuit | |
| US8570079B2 (en) | Reducing phase locked loop phase lock time | |
| US8509373B2 (en) | Apparatus and method for generating small-size spread spectrum clock signal | |
| JP2009284221A (en) | Frequency synthesizer, and control method therefor | |
| CN101399542A (en) | Phase lock loop having temperature drift compensation and method thereof | |
| CN1269640A (en) | Phase-locked loop circuit | |
| US7692497B2 (en) | PLLS covering wide operating frequency ranges | |
| WO2013155259A1 (en) | Method and apparatus for local oscillator | |
| CN116054820A (en) | Programmable phase-locked loop circuit with out-of-lock calibration | |
| CN110971230B (en) | High-performance phase-locked loop circuit control system | |
| CN104579323A (en) | Second-level frequency-phase detection charge pump phase-locked loop | |
| US2871349A (en) | Discriminator circuit | |
| US4156255A (en) | Television receiver with synchronous detection and automatic fine tuning | |
| US9467154B2 (en) | Low power and integrable on-chip architecture for low frequency PLL | |
| US10256827B2 (en) | Reference-frequency-insensitive phase locked loop | |
| US6958636B2 (en) | Charge leakage correction circuit for applications in PLLs | |
| US4538121A (en) | High frequency generator with output shut-off or reduced by biasing multiplier diode | |
| CN210201811U (en) | Phase-locked loop suitable for high-speed interface | |
| CN103490770A (en) | Rapid locking device based on C-waveband continuous wave responder | |
| JPS5846586Y2 (en) | Circuit with phase locked loop | |
| CN111418158B (en) | Clock system, electronic device and processing method | |
| JP2001230670A (en) | Pll oscillation circuit | |
| JPS5912049B2 (en) | PLL circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: Room 503, Wuluo Science Park, 393 chunshenhu Middle Road, Yuanhe street, Xiangcheng District, Suzhou City, Jiangsu Province Applicant after: Suzhou Sifang Jiexin Electronic Technology Co.,Ltd. Address before: 215100 b706, Guohua building, Chongwen Road, 328 Xinghu street, Suzhou Industrial Park, Suzhou City, Jiangsu Province Applicant before: Suzhou Sifang Jiexin Electronic Technology Co.,Ltd. |
|
| CB02 | Change of applicant information | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |