CN110941582B - USB bus structure of BMC chip and communication method thereof - Google Patents
USB bus structure of BMC chip and communication method thereof Download PDFInfo
- Publication number
- CN110941582B CN110941582B CN201911088692.9A CN201911088692A CN110941582B CN 110941582 B CN110941582 B CN 110941582B CN 201911088692 A CN201911088692 A CN 201911088692A CN 110941582 B CN110941582 B CN 110941582B
- Authority
- CN
- China
- Prior art keywords
- usb
- module
- data packet
- protocol processing
- packet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 41
- 238000003860 storage Methods 0.000 claims abstract description 14
- 239000000872 buffer Substances 0.000 claims abstract description 12
- 230000003139 buffering effect Effects 0.000 claims abstract description 7
- 238000006243 chemical reaction Methods 0.000 claims description 17
- 230000015654 memory Effects 0.000 claims description 16
- 238000004590 computer program Methods 0.000 claims description 3
- 230000005540 biological transmission Effects 0.000 abstract description 13
- 230000009286 beneficial effect Effects 0.000 abstract description 2
- 230000006870 function Effects 0.000 description 8
- 238000010586 diagram Methods 0.000 description 3
- 230000014759 maintenance of location Effects 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 238000011144 upstream manufacturing Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
Abstract
The application provides a USB bus structure of BMC chip includes: USB Host; the USB switching module is connected with the USB Host through a USB bus; the USB switching module comprises a USB phy and a USB hub; the buffer module is connected with the USB concentrator and is used for buffering the USB data packet, converting the signal format of the USB packet and forwarding the USB data packet; and the USB protocol processing module is used for executing protocol processing corresponding to the USB format, and one end of the USB protocol processing module is connected with the cache module, and the other end of the USB protocol processing module is connected with external USB equipment. According to the data transmission method and device, the cache module is adopted at the lower end of the concentrator, the expenditure of a plurality of phys is saved, the area of a chip is effectively reduced, the data reading and writing time is reduced, and the data transmission efficiency is improved. The application also provides a USB bus communication method of the BMC chip and a computer readable storage medium, which have the beneficial effects.
Description
Technical Field
The application relates to the field of servers, in particular to a USB bus structure of a BMC chip and a communication method thereof.
Background
The USB is a high-speed serial bus for data communication, has the advantages of high transmission speed, flexible connection, independent power supply, and the like, can be connected with various devices such as a keyboard, a mouse, a large-capacity storage device, and the like, and is widely applied to electronic devices such as computers, servers, and the like. The BMC chip is a baseboard management controller in a server, is hung under the south bridge chip through a USB bus, and needs to complete various USB device functions, mainly including USB functions such as a mouse, a keyboard, and a mass storage device. However, the BMC chip and the south bridge chip communicate with each other only through a set of USB buses, and how to attach a plurality of USB devices under one USB host port becomes a problem to be solved.
Currently, in the prior art, a USB hub (i.e., a USB hub) is usually adopted, a plurality of USB ports are separated from the hub for connecting different USB devices, but a downstream port of the hub needs to perform conversion between digital signals and analog signals through a transceiver phy, so as to complete data communication between the hub and the downstream devices. As shown in fig. 1, if such a scheme is adopted, multiple USB phys need to be adopted inside the BMC chip, which obviously increases the area and power consumption of the chip and reduces the data transmission efficiency.
Disclosure of Invention
An object of the present application is to provide a USB bus structure of a BMC chip, a communication method thereof, and a computer-readable storage medium, which can improve data transmission efficiency.
In order to solve the above technical problem, the present application provides a USB bus structure of a BMC chip, which specifically includes:
USB Host；
the USB switching module is connected with the USB Host through a USB bus; the USB switching module comprises a USB phy and a USB hub;
the buffer module is connected with the USB concentrator and comprises a buffer for buffering a USB data packet, performing signal format conversion on the USB packet and forwarding the USB data packet;
and the USB protocol processing module is used for executing protocol processing corresponding to the USB format, and one end of the USB protocol processing module is connected with the cache module, and the other end of the USB protocol processing module is connected with external USB equipment.
When the USB bus structure adopts a USB2.0 protocol, the cache modules are respectively connected with the USB switching module and the USB protocol processing module by adopting a UTMI interface.
The application also provides a USB bus communication method of the BMC chip, based on the above USB bus structure, the USB bus communication method includes:
executing protocol processing on data sent by external USB equipment according to a USB format to obtain a USB data packet;
caching the USB data packet by using a caching module and executing signal format conversion;
and forwarding the USB data packet after the signal format conversion to a USB switching module so that the USB switching module sends the USB data packet to a USB Host.
The protocol processing is executed on data sent by external USB equipment according to a USB format, and the obtaining of the USB data packet comprises the following steps:
if the external USB equipment is command control equipment, carrying out HID protocol processing on a command sent by the external USB equipment to obtain a corresponding USB data packet;
and if the external USB equipment is storage equipment, performing BULK protocol processing on the data packet sent by the external USB equipment to obtain a corresponding USB data packet.
When the protocol processing is executed according to the USB format, CRC check and token packet data packet processing are also included.
Wherein, forwarding the USB data packet after signal format conversion to the USB switching module includes:
adding a packet header identifier to the USB data packet according to a preset counting rule, resetting when a system is reset or the identifier number reaches a defined maximum value of the data bit width, and restarting counting;
before the USB data packet is output from the buffering module, the packet header of the USB data packet is disassembled, and the corresponding UTMI data path is determined according to the packet header identification in the packet header and is forwarded to the USB switching module.
The caching the USB data packet by using the caching module and executing the signal format conversion comprises the following steps:
and caching the USB data packet by using a caching module, and simultaneously performing signal format conversion by using a plurality of memories.
The application provides a USB bus structure of BMC chip includes: USB Host; the USB switching module is connected with the USB Host through a USB bus; the USB switching module comprises a USB phy and a USB hub; the buffer module is connected with the USB concentrator and comprises a buffer for buffering a USB data packet, performing signal format conversion on the USB packet and forwarding the USB data packet; and the USB protocol processing module is used for executing protocol processing corresponding to the USB format, and one end of the USB protocol processing module is connected with the cache module, and the other end of the USB protocol processing module is connected with external USB equipment.
This application has saved the spending of a plurality of phy through adopting the cache module at the concentrator lower extreme, has effectively reduced the chip area, adopts a plurality of storages simultaneously in the cache module, can read and write a plurality of storages simultaneously, has reduced the time of data reading and writing, has improved data transmission efficiency, under the normal prerequisite of guarantee USB function, has effectively reduced chip area and consumption, has promoted chip wholeness ability. The application also provides a USB bus communication method of the BMC chip and a computer readable storage medium, which have the beneficial effects and are not described herein again.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below, it is obvious that the drawings in the following description are only embodiments of the present application, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
FIG. 1 is a schematic diagram of a USB bus structure of a conventional BMC chip;
fig. 2 is a schematic diagram of a USB bus structure of a BMC chip according to an embodiment of the present disclosure;
fig. 3 is a flowchart of a USB bus communication method of a BMC chip according to an embodiment of the present disclosure.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present application clearer, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are some embodiments of the present application, but not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
Referring to fig. 2, fig. 2 is a schematic diagram of a USB bus structure of a BMC chip according to an embodiment of the present disclosure, where the structure includes:
USB Host；
the USB switching module is connected with the USB Host through a USB bus; the USB switching module comprises a USB phy and a USB hub;
the buffer module is connected with the USB concentrator and comprises a buffer for buffering a USB data packet, performing signal format conversion on the USB packet and forwarding the USB data packet;
and the USB protocol processing module is used for executing protocol processing corresponding to the USB format, and one end of the USB protocol processing module is connected with the cache module, and the other end of the USB protocol processing module is connected with external USB equipment.
The USB controls data transmission of the whole bus by the Host side. There can only be one Host on a single USB bus.
The USB phy mainly performs interconversion between digital signals and analog signals, and ensures high-speed transmission of data on a USB bus. The USB hub may extend one USB interface to a plurality. In the USB2.0 protocol, the upstream and downstream interfaces of the hub are UTMI standard interfaces.
The buffer module comprises a plurality of buffers, and is mainly used for buffering and forwarding the USB data packet, and converting the signal format, mainly converting a digital signal and an analog signal. In addition, the USB data packets entering the cache module are added with tag headers, the first USB data packet of the device 1 is added with a tag header a1, the second USB data packet of the device 1 is added with a tag header a2, the first USB data packet of the device 2 is added with a tag header b1, the second USB data packet of the device 2 is added with a tag header b2, and so on, the tag headers are added to the USB data packets, and when the system is reset or the tag bit width number reaches the maximum value of the defined data, the system is cleared and counting is restarted. When the USB data packet is output from the buffer module, the packet header is disassembled, and the USB data packet is transmitted to the corresponding UTMI data path according to the corresponding identifier, so that the forwarding of the corresponding USB data packet is completed. Meanwhile, a plurality of memories are adopted in the cache module, identification bits such as empty and full are respectively added, a selection controller with one out of a plurality of memories is utilized, the data processing process can be switched among the plurality of memories, namely, the plurality of memories can be simultaneously read and written, the data reading and writing time is reduced, the data transmission efficiency is improved, and the partial functions can not become the bottleneck of the USB speed.
The USB protocol processing module is used for carrying out USB protocol processing corresponding to the functions of the equipment. When the device 1 has a mouse function, the protocol processing module mainly completes HID protocol processing; when the device 2 is a mass storage device, the protocol processing module mainly completes the BULK protocol processing. More specifically, the protocol processing may include unpacking, CRC checking, token packet processing, and so on, so as to complete the communication between the USB device and the host according to the USB2.0 protocol. As shown in fig. 2, when the USB bus structure adopts the USB2.0 protocol, the cache modules are connected to the USB switching module and the USB protocol processing module respectively by using the UTMI interface. It should be noted that the UTMI connection shown in fig. 2 is only one necessary connection when the USB2.0 protocol is used, and is not the only necessary connection. When other USB protocols are adopted, the connection mode between the cache module and the USB hub and the connection mode between the cache module and the USB protocol processing module may adopt other corresponding connection modes.
According to the embodiment of the application, the cache module is adopted at the lower end of the concentrator, the expenses of a plurality of phys are saved, the area of a chip is effectively reduced, a plurality of memories are adopted in the cache module, the plurality of memories can be read and written simultaneously, the time for reading and writing data is reduced, the data transmission efficiency is improved, the area and the power consumption of the chip are effectively reduced on the premise that the USB function is normal, and the overall performance of the chip is improved.
The following describes a USB bus communication method of the BMC chip according to an embodiment of the present application, and the USB bus communication method described below and the USB bus structure described above may be referred to correspondingly.
Referring to fig. 3, fig. 3 is a flowchart of a USB bus communication method for a BMC chip according to an embodiment of the present application, and the present application further provides a USB bus communication method for a BMC chip, where based on the above-mentioned USB bus structure, the USB bus communication method includes:
s101: executing protocol processing on data sent by external USB equipment according to a USB format to obtain a USB data packet;
s102: caching the USB data packet by using a caching module and executing signal format conversion;
s103: and forwarding the USB data packet after the signal format conversion to a USB switching module so that the USB switching module sends the USB data packet to a USB Host.
Step S101 corresponds to the USB protocol processing module in the USB summary structure, and is configured to execute basic protocol processing according to the USB format to obtain a processed USB data packet. The process is different according to different functionalities of the external USB equipment, and if the external USB equipment is command control equipment, HID protocol processing is carried out on a command sent by the external USB equipment to obtain a corresponding USB data packet; and if the external USB equipment is storage equipment, performing BULK protocol processing on the data packet sent by the external USB equipment to obtain a corresponding USB data packet. Of course, when the protocol processing is executed according to the USB format in step S101, the process may further include CRC check and token packet processing, which are not described herein again.
Step S102 corresponds to the step executed by the above caching module, and when performing the caching and forwarding of the data packet, a header identifier may be added to the USB data packet so as to effectively manage the USB data packet, which is equivalent to adding a label to the USB data packet, and the specific process may be as follows:
adding a packet head identifier to the USB data packet according to a preset counting rule, resetting when the system is reset or the identifier number reaches the maximum value of the defined data bit width, and restarting counting; before the USB data packet is output from the buffer module, the packet header of the USB data packet is disassembled, and the corresponding UTMI data path is determined according to the packet header identification in the packet header and is forwarded to the USB switching module.
When the USB data packet is to be forwarded after being output from the buffer module, the packet header is disassembled to obtain a packet header identifier, and the packet header identifier is transmitted to the corresponding UTMI data path according to the corresponding identifier, so that the forwarding of the corresponding USB data packet is completed. At this time, it can be ensured that all USB packets from the same device adopt the same UTMI data path, thereby improving the stability of data transmission.
The predetermined counting rule is not limited herein, and it is common to label the USB packets from the same device in the same order, for example, the first USB packet of device 1 is added with id header a1, the second USB packet of device 1 is added with id header a2, the first USB packet of device 2 is added with id header b1, the second USB packet of device 2 is added with id header b2, and so on.
In particular, the signal format conversion may be performed simultaneously using a plurality of memories. Because the cache module is provided with a plurality of memories, the switching among a plurality of memories can be freely executed no matter when the cache is executed or the data reading and writing processes such as adding a packet header mark and the like are added, or the plurality of memories are simultaneously read and written, so that the data reading and writing time is reduced, and the data transmission efficiency is improved.
The embodiment of the application provides a method for realizing multifunctional USB equipment in a BMC chip, which is used for finishing communication between a plurality of USB equipment in the chip and a USB host. According to the embodiment of the application, the cache module is adopted at the downstream port of the concentrator and is connected through the corresponding interface bus, so that the process of digital-to-analog signal conversion of internal USB data is omitted. The cache module does not relate to a USB protocol, USB data packets of all the devices are correspondingly numbered in the cache module, cache management is unified, correct forwarding of the data packets of the corresponding devices is guaranteed, and communication between the hub and downstream USB devices is not affected completely. More preferably, a plurality of memories can be adopted in the cache module at the same time, the processing process can be switched among the plurality of memories, the plurality of memories can be read and written simultaneously, the data reading and writing time is reduced, the data transmission efficiency is improved, on the premise of guaranteeing the normal function of the USB, the conversion of digital signals and analog signals is not needed to be realized by adopting a plurality of transceivers, the area and the power consumption of the BMC chip are effectively reduced, and the overall performance of the BMC chip is improved.
The present application further provides a computer-readable storage medium, on which a computer program is stored, where the computer program can implement the steps of the USB bus communication method for the BMC chip provided in the foregoing embodiments when executed. The storage medium may include: various media capable of storing program codes, such as a usb disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk, or an optical disk.
It should be noted that, in the present specification, the embodiments are all described in a progressive manner, each embodiment focuses on differences from other embodiments, and the same and similar parts among the embodiments may be referred to each other. For the system-class embodiment, since it is basically similar to the method embodiment, the description is simple, and for the relevant points, reference may be made to the partial description of the method embodiment.
Finally, it should also be noted that, in this document, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
The method, system and mobile terminal provided by the present invention are introduced in detail, and a specific example is applied in the text to explain the principle and the implementation of the present invention, and the description of the above embodiment is only used to help understanding the method and the core idea of the present invention; meanwhile, for a person skilled in the art, according to the idea of the present invention, there may be variations in the specific embodiments and the application scope, and in summary, the content of the present specification should not be construed as a limitation to the present invention.
Claims (8)
1. A USB bus structure of a BMC chip, comprising:
USB Host；
the USB switching module is connected with the USB Host through a USB bus; the USB switching module comprises a USB phy and a USB hub;
the buffer module is connected with the USB concentrator and comprises a buffer for buffering a USB data packet, performing signal format conversion on the USB packet and forwarding the USB data packet;
and the USB protocol processing module is used for executing protocol processing corresponding to the USB format, and one end of the USB protocol processing module is connected with the cache module, and the other end of the USB protocol processing module is connected with external USB equipment.
2. The USB bus structure of claim 1, wherein when the USB bus structure adopts USB2.0 protocol, the buffer modules are connected to the USB switching module and the USB protocol processing module respectively by using UTMI interfaces.
3. A USB bus communication method of a BMC chip, based on the USB bus structure of any one of claims 1 or 2, the USB bus communication method comprising:
executing protocol processing on data sent by external USB equipment according to a USB format to obtain a USB data packet;
caching the USB data packet by using a caching module and executing signal format conversion;
and forwarding the USB data packet after the signal format conversion to a USB switching module so that the USB switching module sends the USB data packet to a USB Host.
4. The USB bus communication method of claim 3, wherein performing protocol processing on data sent by an external USB device according to a USB format to obtain a USB packet comprises:
if the external USB equipment is instruction control equipment, carrying out HID protocol processing on an instruction sent by the external USB equipment to obtain a corresponding USB data packet;
and if the external USB equipment is storage equipment, performing BULK protocol processing on the data packet sent by the external USB equipment to obtain a corresponding USB data packet.
5. The USB bus communication method according to claim 3, wherein the protocol processing according to the USB format further includes CRC checksum token packet processing.
6. The USB bus communication method of claim 3, wherein forwarding the signal format-converted USB packet to the USB forwarding module comprises:
adding a packet header identifier to the USB data packet according to a preset counting rule, resetting when a system is reset or the identifier number reaches a defined maximum value of the data bit width, and restarting counting;
before the USB data packet is output from the buffering module, the packet header of the USB data packet is disassembled, and the corresponding UTMI data path is determined according to the packet header identification in the packet header and is forwarded to the USB switching module.
7. The USB bus communication method according to claim 3 or 6, wherein buffering the USB packet and performing the signal format conversion by using a buffer module comprises:
and caching the USB data packet by using a caching module, and simultaneously performing signal format conversion by using a plurality of memories.
8. A computer-readable storage medium, on which a computer program is stored, which, when being executed by a processor, carries out the steps of the method according to any one of claims 3-7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911088692.9A CN110941582B (en) | 2019-11-08 | 2019-11-08 | USB bus structure of BMC chip and communication method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911088692.9A CN110941582B (en) | 2019-11-08 | 2019-11-08 | USB bus structure of BMC chip and communication method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110941582A CN110941582A (en) | 2020-03-31 |
| CN110941582B true CN110941582B (en) | 2021-06-29 |
Family
ID=69907466
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911088692.9A Active CN110941582B (en) | 2019-11-08 | 2019-11-08 | USB bus structure of BMC chip and communication method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110941582B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114071027B (en) * | 2020-07-29 | 2023-04-28 | 华为技术有限公司 | Fusion device of multiple data transmission channels and electronic equipment |
| CN113127079B (en) * | 2021-04-13 | 2023-01-10 | 山东英信计算机技术有限公司 | Method, system and medium for managing BMC |
| CN113672532A (en) * | 2021-07-31 | 2021-11-19 | 山东云海国创云计算装备产业创新中心有限公司 | USB equipment control device and data transmission device |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110188528A (en) * | 2019-04-12 | 2019-08-30 | 深圳市同泰怡信息技术有限公司 | A method of based on firmware safety certification USB storage device |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101222474B (en) * | 2007-01-12 | 2011-06-29 | 迈世亚（北京）科技有限公司 | Mobile memory device and login method for instant communication instrument client terminal |
| US20090049307A1 (en) * | 2007-08-13 | 2009-02-19 | Authennex, Inc. | System and Method for Providing a Multifunction Computer Security USB Token Device |
| CN101539893A (en) * | 2008-03-21 | 2009-09-23 | 深圳市泽源科技有限公司 | Input device opening webpage quickly and method for opening webpage quickly |
| CN100583119C (en) * | 2009-03-26 | 2010-01-20 | 北京鼎普科技股份有限公司 | Mobile memory and method for controlling data download of computer |
| US9740426B2 (en) * | 2014-09-19 | 2017-08-22 | Lenovo (Singapore) Pte. Ltd. | Drive array policy control |
| KR102450553B1 (en) * | 2015-06-04 | 2022-10-05 | 삼성전자주식회사 | Storage device, main board embedded the same and self diagnosis method |
| CN106326063B (en) * | 2015-06-29 | 2019-02-05 | 联想(北京)有限公司 | A kind of substrate management control card and substrate |
| US10050907B2 (en) * | 2016-06-13 | 2018-08-14 | Dell Products, Lp | Virtual PCIe based ethernet controller for in-band communication between server and BMC |
| US10762023B2 (en) * | 2016-07-26 | 2020-09-01 | Samsung Electronics Co., Ltd. | System architecture for supporting active pass-through board for multi-mode NMVe over fabrics devices |
| CN110046119A (en) * | 2019-04-12 | 2019-07-23 | 苏州浪潮智能科技有限公司 | Serial interface management method, system and serial ports structure and storage medium mostly between control between more controls |
-
2019
- 2019-11-08 CN CN201911088692.9A patent/CN110941582B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110188528A (en) * | 2019-04-12 | 2019-08-30 | 深圳市同泰怡信息技术有限公司 | A method of based on firmware safety certification USB storage device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110941582A (en) | 2020-03-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110941582B (en) | USB bus structure of BMC chip and communication method thereof | |
| CN109271335B (en) | FPGA implementation method for DDR cache of multi-channel data source | |
| US20140068134A1 (en) | Data transmission apparatus, system, and method | |
| CN110297797B (en) | Heterogeneous protocol conversion device and method | |
| WO2015016882A1 (en) | A method, apparatus and system for performing management component transport protocol (mctp) communications with a universal serial bus (usb) device | |
| CN103092798A (en) | On-chip system and method for accessing to equipment under bus | |
| US7007119B2 (en) | System and method for supporting split transactions on a bus | |
| CN105868136A (en) | Electronic device for packing multiple command/command frames and command frame processing method | |
| US9489322B2 (en) | Reducing latency of unified memory transactions | |
| CN115499505B (en) | USB network card and communication method | |
| CN113961494A (en) | Bridging system of PCIE bus and AXI bus | |
| US20080183921A1 (en) | Serial advanced technology attachment (SATA) frame information structure (FIS) processing | |
| CN110781107A (en) | Low-delay fusion IO control method and device based on DRAM interface | |
| US20140280674A1 (en) | Low-latency packet receive method for networking devices | |
| US10853255B2 (en) | Apparatus and method of optimizing memory transactions to persistent memory using an architectural data mover | |
| US20020156943A1 (en) | Command issuing apparatus for high-speed serial interface | |
| US20090138673A1 (en) | Internal memory mapped external memory interface | |
| CN102420749A (en) | Device and method for realizing network card issuing function | |
| CN212084122U (en) | NVMe controller | |
| US20140280716A1 (en) | Direct push operations and gather operations | |
| WO2019000456A1 (en) | Data mask transmission method, memory controller, memory chip, and computer system | |
| US7752375B2 (en) | Input output control apparatus with a plurality of ports and single protocol processing circuit | |
| CN114168503A (en) | Interface IP core control method, interface IP core, device and medium | |
| CN116601616A (en) | Data processing device, method and related equipment | |
| CN107317773B (en) | On-chip network communication interface and communication method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |