CN110851986A - Simulation system - Google Patents

Simulation system Download PDF

Info

Publication number
CN110851986A
CN110851986A CN201911114317.7A CN201911114317A CN110851986A CN 110851986 A CN110851986 A CN 110851986A CN 201911114317 A CN201911114317 A CN 201911114317A CN 110851986 A CN110851986 A CN 110851986A
Authority
CN
China
Prior art keywords
interface
unit
data
simulation
client
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201911114317.7A
Other languages
Chinese (zh)
Inventor
李柏章
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chengdu Bangfei Technology Co Ltd
Original Assignee
Chengdu Bangfei Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chengdu Bangfei Technology Co Ltd filed Critical Chengdu Bangfei Technology Co Ltd
Priority to CN201911114317.7A priority Critical patent/CN110851986A/en
Publication of CN110851986A publication Critical patent/CN110851986A/en
Pending legal-status Critical Current

Links

Images

Abstract

The invention discloses a simulation system, which comprises a middle computer, a lower computer and an upper computer; the middle position machine comprises a processing logic unit, and the processing logic unit is connected with a 1553B interface simulation unit, a 422 interface simulation unit, a CAN interface simulation unit and an OC interface simulation unit; the upper computer comprises a UDP interface unit and a TCP/IP interface unit; the lower computer comprises a middle computer data storage module unit, a CAN interface client and an OC interface client; the processing logic unit is respectively used for carrying out data interaction with the 1553B interface simulation unit, the 422 interface simulation unit, the CAN interface simulation unit and the OC interface simulation unit and carrying out definition setting on frame header data. By applying the protocol conversion function, UDP communication and TCP/IP communication are effectively combined with 1553B, CAN interface and OC interface data interface for communication, so that the replacement cost of the simulation system is reduced.

Description

Simulation system
Technical Field
The invention relates to the technical field of communication, in particular to an analog simulation system.
Background
In the current network chip, the aviation bus simulation system product is in continuous updating and upgrading products, and due to the reasons of economy and replacement cost, the products which are stopped production are still used, and higher economic value is exerted.
However, to accommodate application requirements, it is necessary to emulate system functions of a down-production chip, such as the functional interface of interface 1533B.
Disclosure of Invention
Aiming at the defects in the prior art, the invention provides the simulation system, and solves the problem of simulation of the interface of the simulation system. In order to achieve the purpose, the invention adopts the following technical scheme:
the simulation system comprises a middle computer, a lower computer and an upper computer; the middle position machine comprises a processing logic unit, and the processing logic unit is connected with a 1553B interface simulation unit, a 422 interface simulation unit, a CAN interface simulation unit and an OC interface simulation unit; the upper computer comprises a UDP interface unit and a TCP/IP interface unit; the lower computer comprises a middle computer data storage module unit, a CAN interface client and an OC interface client; the processing logic unit is respectively used for carrying out data interaction with the 1553B interface simulation unit, the 422 interface simulation unit, the CAN interface simulation unit and the OC interface simulation unit and carrying out frame header data definition setting; the UDP interface unit and the TCP/IP interface unit are respectively in communication connection with the 1553B interface simulation unit and the 422 interface simulation unit; the CAN interface client and the CAN interface simulation unit are used for caching CAN communication data; the OC interface simulation unit and the OC interface client are used for caching OC interface communication data; the OC interface client and the CAN interface client communicate with the TCP/IP interface unit through the interface conversion unit, and the interface conversion unit is used for providing a protocol conversion function. Further, the upper computer further comprises a 1553B interface test program unit and a 422 interface test program unit; the 1553B interface test program unit is used for a data receiving buffer area of the 1553B interface and the UDP interface unit and providing a data conversion function of the 1553B interface and the UDP interface; the 422 interface test program unit is used for the 422 interface and the data receiving buffer area of the TCP/IP interface unit, and simultaneously provides the 422 interface and the data conversion function of the TCP/IP interface.
Further, the 1553B interface test program unit or the 422 interface test program unit is connected with a class code for calling data packet communication data through a data bus in the upper computer, and when the class code is the same as a pre-stored processing class code stored in the 1553B interface test program unit or the 422 interface test program unit, the data is cached; then judging the corresponding instruction type code, if the instruction type code is the same as the prestored instruction type code, sending an interrupt notification to a processing logic unit CPU; and then the 1553B interface simulation unit calls a data conversion function of the 1553B interface and the UDP interface or a 422 interface test program unit calls a 422 interface and a data conversion function of the TCP/IP interface to perform protocol conversion and then communicate. The middle bit machine data storage module unit caches the data when the 422 interface test program unit data storage address is not enough.
Further, the interface conversion unit is also connected with a data simulation unit, the data simulation unit is used for storing an OC interface and the data conversion function, and the data conversion function comprises a TCP/IP interface conversion function, a CAN interface and a TCP/IP interface conversion function; the middle computer establishes a socket server task for receiving the connection between the upper computer instruction and the data simulation unit; data received by the upper computer from the middle computer are temporarily stored in the OC interface client and the CAN interface client, and the instruction data packet sent by the upper computer is obtained through the OC interface client and the CAN interface client.
Further, the task of the socket server is stored in an OC interface client and a CAN interface client, the OC interface client or the CAN interface client calls the data conversion function to perform protocol translation, and the transmission data and the length to be translated are temporarily stored in a transmission cache region of the data simulation unit.
Further, the OC interface client or the CAN interface client detects that data exists in the sending buffer area, the data is taken out, and effective data with 848 bytes in each packet is sent to the upper computer.
Compared with the prior art, the invention has the following beneficial effects: by applying the protocol conversion function, UDP communication and TCP/IP communication are effectively combined with 1553B, CAN interface and OC interface data interface for communication, so that the replacement cost of the simulation system is reduced.
Drawings
Fig. 1 is a system diagram of the present application.
Detailed Description
The scheme will now be further described with reference to the accompanying drawings.
Example 1
The simulation system comprises a middle computer, a lower computer and an upper computer; the middle position machine comprises a processing logic unit, and the processing logic unit is connected with a 1553B interface simulation unit, a 422 interface simulation unit, a CAN interface simulation unit and an OC interface simulation unit; the upper computer comprises a UDP interface unit and a TCP/IP interface unit; the lower computer comprises a middle computer data storage module unit, a CAN interface client and an OC interface client; the processing logic unit is respectively used for carrying out data interaction with the 1553B interface simulation unit, the 422 interface simulation unit, the CAN interface simulation unit and the OC interface simulation unit and carrying out frame header data definition setting; the UDP interface unit and the TCP/IP interface unit are respectively in communication connection with the 1553B interface simulation unit and the 422 interface simulation unit; the CAN interface client and the CAN interface simulation unit are used for caching CAN communication data; the OC interface simulation unit and the OC interface client are used for caching OC interface communication data; the OC interface client and the CAN interface client communicate with the TCP/IP interface unit through the interface conversion unit, and the interface conversion unit is used for providing a protocol conversion function.
Further, the upper computer further comprises a 1553B interface test program unit and a 422 interface test program unit; the 1553B interface test program unit is used for a data receiving buffer area of the 1553B interface and the UDP interface unit and providing a data conversion function of the 1553B interface and the UDP interface; the 422 interface test program unit is used for the 422 interface and the data receiving buffer area of the TCP/IP interface unit, and simultaneously provides the 422 interface and the data conversion function of the TCP/IP interface.
Further, the 1553B interface test program unit or the 422 interface test program unit is connected with a class code for calling data packet communication data through a data bus in the upper computer, and when the class code is the same as a pre-stored processing class code stored in the 1553B interface test program unit or the 422 interface test program unit, the data is cached; then judging the corresponding instruction type code, if the instruction type code is the same as the prestored instruction type code, sending an interrupt notification to a processing logic unit CPU; and then the 1553B interface simulation unit calls a data conversion function of the 1553B interface and the UDP interface or a 422 interface test program unit calls a 422 interface and a data conversion function of the TCP/IP interface to perform protocol conversion and then communicate.
Further, the interface conversion unit is also connected with a data simulation unit, the data simulation unit is used for storing an OC interface and the data conversion function, and the data conversion function comprises a TCP/IP interface conversion function, a CAN interface and a TCP/IP interface conversion function; the middle computer establishes a socket server task for receiving the connection between the upper computer instruction and the data simulation unit; data received by the upper computer from the middle computer are temporarily stored in the OC interface client and the CAN interface client, and the instruction data packet sent by the upper computer is obtained through the OC interface client and the CAN interface client.
Further, the task of the socket server is stored in an OC interface client and a CAN interface client, the OC interface client or the CAN interface client calls the data conversion function to perform protocol translation, and the transmission data and the length to be translated are temporarily stored in a transmission cache region of the data simulation unit.
Further, the OC interface client or the CAN interface client detects that data exists in the sending buffer area, the data is taken out, and effective data with 848 bytes in each packet is sent to the upper computer.
Example 2
Further, the description of the data type of the 1553B test interface is as follows: the communication mode is as follows: UDP communication (external interface 1);
data packet format: 1 byte: a frame header; 2-3 bytes: the class code of the information packet; 4-5 bytes: length field of packet data; 6-N bytes: the data of the packet.
If the length of the packet is the same as the data length field, we need to next determine the class code of the packet:
a, class code: 0xAB02, 0xAB04, 0xBA02
b if it is 0xAB02 we need to do the following processing to the packet.
c: the 1 byte inside the data of a packet is the type of the instruction packet: 0x22 (pipe discrete instructions), 0x3 (pipe software instructions), 2-5 bytes are the instruction sequence number of the packet, and 6-N bytes are the instruction data.
If the type of the instruction packet is 0x33, the instruction data is sent to the control logic software through the internal interface.
e: if the type of the instruction packet is 0x22, we also need to analyze and judge the instruction sequence number, and if the type of the instruction packet is a software instruction class, the instruction packet is not processed temporarily. If the serial number is in the category of normal number pipe discrete and emergency number pipe discrete, the serial number is interpreted, and only for 13496, 23496, 13502 and 23502 (adaptive software development requires that the number and content of the instruction serial number can be edited), the instruction serial number data is sent to the control logic software through the internal interface 12.
The data types of the 1553B interface simulation software are as follows: a, interactive mode: a function interface; b, 1553B interface simulation software receives data from an internal interface 11, fills in frame header (configurable), information type (fixed as 0XBA02) and information length field content, fills the data in an information body, and sends the data through an external interface 1; c: an interruption mode: external interrupts (RTU emergency interrupts, normal interrupts). d, data processing flow:
receiving a software instruction of a cache region for caching an upper computer, and requiring a single software instruction to be cached in a unit of 512 bytes;
sending buffer 1: the middle computer packages the data in the cache region in 8 seconds as a period and sends the data to the upper computer, an interrupt is generated after the data are sent to inform a CPU, the byte length of the cache region can be configured by a debugging interface (the maximum is 64 bytes), and the default is 12 bytes.
Sending buffer 2: the middle computer packages the data in the cache region in 8 seconds as a period and sends the data to the upper computer, an interrupt is generated after the data are sent to inform a CPU, the byte length of the cache region can be configured by a debugging interface (the maximum is 64 bytes), and the default is 26 bytes.
The process of 1553B simulation is as follows:
and providing a UDP interface to interact data and instructions with the upper computer.
And receiving the message sent by the upper computer through the network, and analyzing and processing the message. If the information class code is 0xab04, 0xba02 adds the message into a receiving buffer area of the simulation software and provides an interface function at the same time, and if the logic processing software needs the message, the interface function can be called to obtain the information;
if the information type code is 0xab02, we need to judge whether the instruction type code in the information body is 0x33 and we generate an interrupt to inform the CPU, if the instruction type code is 0x22, we need to judge whether the instruction sequence number is 13496, 23496, 13502, 23502, if the 4 sequence numbers are that we reverse a certain register value and generate an interrupt to inform the CPU;
1553B provides a base address (0x10001800) and 8 subaddresses (0x4000, 0x8000, 0xC000, 0x10000, 0x14000, 0x18000, 0x1C000, 0x20000) and an interface function. The base address plus the sub-address are the first address of each cache region, the size of each cache region of 8 cache regions is 16K, the logic processing software needs to write data into the cache regions firstly and then call an interface function to inform the simulation software, and the simulation software extracts data from the cache regions and sends the data to an upper computer;
providing an emergency channel interface function for the logic processing software to send an emergency signal;
when the software normally works, the 1553B prompt lamp is displayed to be green, and the prompt lamp is turned off when a problem occurs.
Example 3
RS422 test interface description: the communication mode is as follows: TCP communication (external interface 2); data packet format: 1-4 bytes: wrapping a head; 5-8 bytes: the length of the package; 9 bytes: type (fixed to 1); 10 bytes: an ID number; 11 bytes: mode (fixed to 1); 12-13 bytes: self-defining the frame number; 14-15 bytes: custom frame length (fixed 848)
If the data application message format is not right, or the maximum connection number exceeds 2, sending a connection rejection message, and deleting the relevant connection:
RS422 interface simulation software
a, interactive mode: function interface
The RS422 interface simulation software receives data from the internal interface 21, firstly stores the data in a preset buffer space (determining the data accumulation sending upper limit in the buffer data according to the frame length of the self-defined frame number obtained from the data application message), and the mode of sending the data in the buffer area is as follows:
mode 1: and if the waiting time is not up and the data accumulation upper limit is up, transmitting the data.
Mode 2: and (4) sending a packet (if the waiting time is up, and the data accumulation does not reach the upper sending limit, immediately sending).
Data transmission format definition:
1-4 bytes: wrapping head
5-8 bytes: bag length
9 bytes: type (fixed to 0)
10-11 bytes: self-defined frame number
12-13 bytes: custom frame length (fixed 848)
14-N bytes: custom data area (length is the user custom frame number is the user custom frame length, the user custom data frame arranges in order)
c, interruption mode: is free of
d, data processing flow: step 1: the CPU reads the TCP/IP _ RS422 status register, if the D4 bit is '1' and the D0 bit is '1', the operation can be switched to the step 2, otherwise, the operation can not be written; step 2: the CPU temporarily stores data in the memory space to TCP/IP _ RS422, the length of the data written in one time can not exceed 65142(846 × 77) and is an integral multiple of the packet size (848); and step 3: the CPU carries out write operation once to the data write-over mark register; and 4, step 4: after the data transmission is complete (querying the TCP/IP _ RS422 status register at bit D0), the CPU may repeat the above operations.
Data storage (external interface 5): the external interface 5 is a TCP/IP client interface connected to the external interface 2, and is used to store data files for data transmission via the external interface 2 to a lower computer.
Example 4
And (3) data processing flow:
the sending step is as follows:
step 1: writing a TCP/IP _ CAN channel selection register as required, and selecting a required sending channel;
step 2: reading and inquiring a TCP/IP _ CAN hosting status register, judging whether the D5(CAN _ tx _ buf _ en) bit is 0, if so, turning to the step 3, otherwise, continuing to inquire;
and step 3: the TCP/IP _ CPU writes data to be transmitted into the data transmission buffer area, and then the step 4 is carried out;
and 4, step 4: the TCP/IP _ CPU writes any data into the sending handshake mark register, and then the step 5 is carried out;
and 5: and (4) waiting for 2ms, inquiring a state register of the TCP/IP _ CAN chip, judging whether the D3 bit is 1, finishing the transmission for 1 time, and if not, continuously inquiring for 1ms, and retransmitting the previous frame data, namely, turning to the step 4.
The receiving step is as follows:
step 1: after receiving the interrupt, the CPU queries a TCP/IP _ CAN hosting state register, judges whether the D0(sram _ rd _ en) bit is 1, and if the D0(sram _ rd _ en) bit is 1, the CPU goes to step 2, otherwise, the operation is exited;
step 2: the CPU writes 0xFF in the TCP/IP _ CAN receiving handshake flag register, inquires whether the value of the receiving handshake flag register is 0x01, if the value is 0x01, the step 3 is carried out, otherwise, the operation is exited;
and step 3: the CPU inquires a TCP/IP _ CAN hosting state register, judges whether the D0(sram _ rd _ en) bit is 1, if so, the step 4 is carried out, otherwise, the inquiry is continued;
and 4, step 4: the CPU inquires a TCP/IP _ CAN receiving packet counting register, reads the number of data packets received in the current temporary storage SRAM, reads the data in the temporary storage SRAM according to the number of the packets, and then goes to step 5;
and 5: and the CPU writes 0x00 in a TCP/IP _ CAN receiving handshake mark register, and the receiving is completed.
Example 5
The data processing flow of the OC interface is as follows:
step 1: and the upper application software of the middle computer writes the switch switching instruction data into a TCP/IP _ instruction sending temporary storage memory, and the middle computer sends the switch switching instruction to the lower computer in a TCP/IP mode by inquiring the TCP/IP _ instruction handshake mark register mark.
Step 2: the central computer receives the remote measurement data of the radio frequency front end switch of the lower computer and writes the data into the TCP/IP _ instruction receiving temporary storage memory.
Finally, the above embodiments are only for illustrating the technical solutions of the present invention and not for limiting, although the present invention has been described in detail with reference to the preferred embodiments, it should be understood by those skilled in the art that modifications or equivalent substitutions may be made to the technical solutions of the present invention without departing from the spirit and scope of the technical solutions of the present invention, and all of them should be covered in the claims of the present invention.

Claims (6)

1. The simulation system is characterized by comprising a middle computer, a lower computer and an upper computer; the middle position machine comprises a processing logic unit, and the processing logic unit is connected with a 1553B interface simulation unit, a 422 interface simulation unit, a CAN interface simulation unit and an OC interface simulation unit; the upper computer comprises a UDP interface unit and a TCP/IP interface unit; the lower computer comprises a middle computer data storage module unit, a CAN interface client and an OC interface client; the processing logic unit is respectively used for carrying out data interaction with the 1553B interface simulation unit, the 422 interface simulation unit, the CAN interface simulation unit and the OC interface simulation unit and carrying out frame header data definition setting; the UDP interface unit and the TCP/IP interface unit are respectively in communication connection with the 1553B interface simulation unit and the 422 interface simulation unit; the CAN interface client and the CAN interface simulation unit are used for caching CAN communication data; the OC interface simulation unit and the OC interface client are used for caching OC interface communication data; the OC interface client and the CAN interface client communicate with the TCP/IP interface unit through the interface conversion unit, and the interface conversion unit is used for providing a protocol conversion function.
2. The simulation system of claim 1, wherein the host computer further comprises a 1553B interface test program unit and a 422 interface test program unit; the 1553B interface test program unit is used for a data receiving buffer area of the 1553B interface and the UDP interface unit and providing a data conversion function of the 1553B interface and the UDP interface; the 422 interface test program unit is used for the 422 interface and the data receiving buffer area of the TCP/IP interface unit, and simultaneously provides the 422 interface and the data conversion function of the TCP/IP interface.
3. The simulation system of claim 2, wherein the 1553B interface test program unit or the 422 interface test program unit calls a class code of data packet communication data by being connected to a data bus inside the upper computer, and buffers the data when the class code is the same as a pre-stored processing class code stored in the 1553B interface test program unit or the 422 interface test program unit; then judging the corresponding instruction type code, if the instruction type code is the same as the prestored instruction type code, sending an interrupt notification to a processing logic unit CPU; and then the 1553B interface simulation unit calls a data conversion function of the 1553B interface and the UDP interface or a 422 interface test program unit calls a 422 interface and a data conversion function of the TCP/IP interface to perform protocol conversion and then communicate.
4. The simulation system of claim 1, wherein the interface conversion unit is further connected to a data simulation unit, the data simulation unit is used for storing an OC interface and the data conversion function, and the data conversion function comprises a TCP/IP interface conversion function and a CAN interface and a TCP/IP interface conversion function; the middle computer establishes a socket server task for receiving the connection between the upper computer instruction and the data simulation unit; data received by the upper computer from the middle computer are temporarily stored in the OC interface client and the CAN interface client, and the instruction data packet sent by the upper computer is obtained through the OC interface client and the CAN interface client.
5. The simulation system of claim 4, wherein the socket server task is stored in an OC interface client and a CAN interface client, and the OC interface client or the CAN interface client calls the data conversion function to perform protocol translation, and temporarily stores the transmission data and length to be translated into the transmission buffer of the data simulation unit.
6. The simulation system of claim 5, wherein the OC interface client or the CAN interface client detects data in the transmission buffer, fetches the data, and transmits the data to the upper computer in 848 bytes of valid data per packet.
CN201911114317.7A 2019-11-14 2019-11-14 Simulation system Pending CN110851986A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911114317.7A CN110851986A (en) 2019-11-14 2019-11-14 Simulation system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911114317.7A CN110851986A (en) 2019-11-14 2019-11-14 Simulation system

Publications (1)

Publication Number Publication Date
CN110851986A true CN110851986A (en) 2020-02-28

Family

ID=69601895

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911114317.7A Pending CN110851986A (en) 2019-11-14 2019-11-14 Simulation system

Country Status (1)

Country Link
CN (1) CN110851986A (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202189352U (en) * 2010-12-28 2012-04-11 北京旋极信息技术股份有限公司 Simulation testing system
CN202748785U (en) * 2012-06-20 2013-02-20 北京神州飞航科技有限责任公司 Double-channel 1553B and RS422 converting card
CN103905281A (en) * 2014-04-29 2014-07-02 哈尔滨工业大学 FC-AE-1553 bus node card capable of interchangeably achieving functions of network controller and network terminal
CN109587029A (en) * 2018-11-29 2019-04-05 北京计算机技术及应用研究所 FC-AE-1553 bus and MIL-STD-1553B bus non-transparent bridge welding system
CN109669397A (en) * 2018-12-07 2019-04-23 北京精密机电控制设备研究所 A kind of FC-AE-1553 fiber buss communication servo controller
CN209103281U (en) * 2018-12-07 2019-07-12 上海欧比特航天科技有限公司 Integrated multi-bus interface module based on pci interface

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202189352U (en) * 2010-12-28 2012-04-11 北京旋极信息技术股份有限公司 Simulation testing system
CN202748785U (en) * 2012-06-20 2013-02-20 北京神州飞航科技有限责任公司 Double-channel 1553B and RS422 converting card
CN103905281A (en) * 2014-04-29 2014-07-02 哈尔滨工业大学 FC-AE-1553 bus node card capable of interchangeably achieving functions of network controller and network terminal
CN109587029A (en) * 2018-11-29 2019-04-05 北京计算机技术及应用研究所 FC-AE-1553 bus and MIL-STD-1553B bus non-transparent bridge welding system
CN109669397A (en) * 2018-12-07 2019-04-23 北京精密机电控制设备研究所 A kind of FC-AE-1553 fiber buss communication servo controller
CN209103281U (en) * 2018-12-07 2019-07-12 上海欧比特航天科技有限公司 Integrated multi-bus interface module based on pci interface

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
吴国新 等: "《计算机网络》", 高等教育出版社, pages: 242 - 243 *
李文海 等: "串行总线合成仪器设计与实现", vol. 25, no. 10, pages 917 - 923 *
黄敬礼: "通用协议转换设备研制", no. 05, pages 140 - 518 *

Similar Documents

Publication Publication Date Title
US8542693B2 (en) Managing free packet descriptors in packet-based communications
US5317692A (en) Method and apparatus for buffer chaining in a communications controller
CN106155960A (en) Shake hands and the UART serial port communication method of EDMA based on GPIO
US5978865A (en) System for performing DMA transfers where an interrupt request signal is generated based on the value of the last of a plurality of data bits transmitted
CN113518044B (en) EPA equipment
US6388989B1 (en) Method and apparatus for preventing memory overrun in a data transmission system
CN110620713B (en) Modbus protocol shared communication method and device
CN113141288B (en) Mailbox message receiving and sending method and device of CAN bus controller
CN111274173A (en) ZYNQ-based multi-node SRIO communication design method and device
CN110851986A (en) Simulation system
CN107579894B (en) FPGA-based EBR1553 bus protocol implementation device
CN107453999B (en) Network equipment and network message forwarding method
WO2024002123A1 (en) Cxl protocol-based network connection method and system
CN116301627A (en) NVMe controller and initialization and data read-write method thereof
US20090109967A1 (en) Method and system for remotely configuring an ethernet switch using ethernet packets
US6647100B1 (en) Universal Serial Bus datapump command interpreter
CN113992608B (en) Network transceiver packet path optimization method, device and storage medium
CN110830566A (en) Programmable logic controller, processing method thereof and single-network-port multi-network communication system
JP2924783B2 (en) Remote read processing method and device
CN116431558B (en) AXI protocol-based request response method, device, system and medium
CN111124980B (en) Asynchronous serial communication system based on distributed atmospheric sensor
CN115442267B (en) ICMP method based on ARINC664 protocol
CN115622958B (en) ZYNQ system and virtual MAC implementation method
CN114065313B (en) Serial port communication protection device, serial port communication device and server
US20230418697A1 (en) Data transmission system and related device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20200228

RJ01 Rejection of invention patent application after publication