CN110739971A - Determination method, device, equipment and medium of ADC sampling point sampling voltage - Google Patents
Determination method, device, equipment and medium of ADC sampling point sampling voltage Download PDFInfo
- Publication number
- CN110739971A CN110739971A CN201911148181.1A CN201911148181A CN110739971A CN 110739971 A CN110739971 A CN 110739971A CN 201911148181 A CN201911148181 A CN 201911148181A CN 110739971 A CN110739971 A CN 110739971A
- Authority
- CN
- China
- Prior art keywords
- signal
- sampling
- pulse signal
- data
- input voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
- Measurement Of Current Or Voltage (AREA)
Abstract
The embodiment of the application provides ADC sampling point sampling voltage determination methods, devices, equipment and media, an instantaneous pulse signal is sent to an ADC, an input voltage signal is sent to the ADC after a preset time interval, the ADC samples the instantaneous pulse signal and the input voltage signal in sequence to obtain sampling data, a data section corresponding to the instantaneous pulse signal is determined from the sampling data, a sampling point corresponding to a sampling point with the maximum amplitude value in the data section after the preset time interval serves as a sampling starting point of the input voltage signal, and after the sampling starting point is determined, sampling voltages of all subsequent sampling points of the input voltage signal are determined based on a corresponding relation between voltage and time in the input voltage signal.
Description
Technical Field
The embodiment of the application relates to the technical field of signal processing, in particular to a method, a device, equipment and a medium for determining sampling voltages of ADC sampling points.
Background
An analog-to-digital converter (ADC) is used to convert a continuous-time and continuous-amplitude analog signal into a discrete-time and discrete-amplitude digital signal through 4 processes of sampling, holding, quantizing, and encoding. The sampling rate refers to the number of points collected within a unit time of the ADC. The analog-to-digital conversion process is shown in fig. 1 and fig. 2, fig. 1 is a waveform diagram of a ramp voltage signal sent by a signal generator (the period t2 minus t1 or t5 minus t4 of the ramp voltage signal, and the linear relationship between voltage and time can be set by the signal generator), and fig. 2 is a step-and-line diagram of "digital output value k-sampling point n" of a 12-bit ADC output (the sampling rate of the ADC can be set); when the voltage range of the ramp signal sent by the signal generator is 0-3.3V, the output value range of the ADC is 0-4095.
However, in the prior art, different clocks are adopted by the ADC and the signal generator, so that the time corresponding relation between the sampling starting point of the ADC and the sampling signal is difficult to determine, the time corresponding to the sampling signal at each subsequent sampling point cannot be determined, and further the specific voltage corresponding to each sampling point cannot be determined.
Disclosure of Invention
The embodiment of the application provides ADC sampling point sampling voltage determination methods, devices, equipment and media, which are used for accurately determining sampling voltages corresponding to ADC sampling points.
An th aspect of the present embodiment provides a method for determining sampling points of an ADC, including:
receiving an analog signal input by a signal generating device, wherein the analog signal comprises an instantaneous pulse signal and an input voltage signal which is sent at a preset time interval after the instantaneous pulse signal; acquiring a corresponding relation between voltage and time in the input voltage signal, and acquiring sampling data sampled by the ADC from the analog signal; determining a data segment corresponding to the instantaneous pulse signal from the sampling data, and taking a sampling point corresponding to a sampling point with the maximum amplitude value in the data segment after the interval of the preset time as a sampling starting point of the input voltage signal; and determining the sampling voltage of each sampling point of the input voltage signal after the sampling start point according to the corresponding relation.
In possible embodiments, the determining, from the sampled data, a data segment corresponding to the transient pulse signal may include:
and determining a data segment of the sampled data, wherein the amplitude jump range of the sampled data is larger than a preset threshold value, and the signal duration is smaller than or equal to the preset signal duration, as a data segment corresponding to the instantaneous pulse signal.
In possible embodiments, the determining, from the sampled data, a data segment corresponding to the transient pulse signal may include:
and determining the data segment of the sampled data, the signal duration of which is less than or equal to the preset signal duration and the time interval of which with the last data segments is greater than or equal to the preset time, as the data segment corresponding to the instantaneous pulse signal.
In possible implementations, the input voltage signal may be a ramp voltage signal.
In possible embodiments, the transient pulse signal can be any of the following:
a momentary rising pulse signal and a momentary falling pulse signal.
In possible embodiments, the transient pulse signal is input into the ADC after the first input voltage signals are ended.
A second aspect of the embodiments of the present application provides sampling voltage determination apparatuses, including:
the receiving module is used for receiving an analog signal input by the signal generating device, wherein the analog signal comprises an instantaneous pulse signal and an input voltage signal which is sent at a preset time interval after the instantaneous pulse signal.
And the acquisition module is used for acquiring the corresponding relation between the voltage and the time in the input voltage signal and acquiring sampling data sampled by the ADC from the analog signal.
And the determining module is used for determining a data segment corresponding to the instantaneous pulse signal from the sampling data, and taking a sampling point corresponding to a sampling point with the maximum amplitude in the data segment after the interval of the preset time as a sampling starting point of the input voltage signal.
And the second determining module is used for determining the sampling voltage of each sampling point of the input voltage signal after the sampling starting point according to the corresponding relation.
In possible implementations, the determining module includes:
and the th determining submodule is used for determining the data segment of the sampled data, wherein the amplitude jump range of the sampled data is larger than the preset threshold value, and the signal duration of the data segment is smaller than or equal to the preset signal duration, as the data segment corresponding to the instantaneous pulse signal.
In possible implementations, the determining module includes:
and the second determining submodule is used for determining the data segment, of the sampled data, of which the signal duration is less than or equal to the preset signal duration and the time interval between the last data segments is greater than or equal to the preset time as the data segment corresponding to the instantaneous pulse signal.
In possible implementations, the input voltage signal may be a ramp voltage signal.
In possible embodiments, the transient pulse signal can be any of a transient up pulse signal and a transient down pulse signal.
In possible embodiments, the transient pulse signal is input into the ADC after the first input voltage signals are ended.
A third aspect of embodiments of the present application provides analog-to-digital converters, including a processor and a memory, where the memory stores instructions that, when executed by the processor, perform the method of the aspect.
A fourth aspect of embodiments of the present application provides computer-readable storage media having stored thereon a computer program that, when executed by a processor, performs the method of aspect .
Based on the above aspects, the method, the apparatus, the device and the medium for determining the sampling voltage of the sampling point of the ADC provided by the embodiment of the present application send the instantaneous pulse signal to the ADC, and then send the input voltage signal to the ADC after a preset time interval, so that the ADC sequentially samples the instantaneous pulse signal and the input voltage signal to obtain the sampling data, because the duration of the instantaneous pulse signal is very short, the point where the amplitude value is maximum in the corresponding sampling data is unique, and the sampling time of the sampling point can be only corresponding to the sending time of the instantaneous pulse signal, so that after the data segment corresponding to the instantaneous pulse signal is determined from the sampling data, the sampling point corresponding to the sampling point with the maximum amplitude value in the data segment after the preset time interval can be used as the sampling start point of the input voltage signal, and further, the voltage corresponding to each sampling point of the input voltage signal after the sampling start can be accurately determined according to the corresponding relationship between the voltage and the time in the input voltage signal.
It should be understood that what is described in the summary section above is not intended to limit key or critical features of the embodiments of the application, nor is it intended to limit the scope of the application. Other features of the present disclosure will become apparent from the following description.
Drawings
FIG. 1 is a waveform diagram of a ramp voltage signal sent by a signal generator;
FIG. 2 is a step-and-line plot of "digital output value k-sample point n" output by a 12-bit ADC;
fig. 3 is a schematic view of a scenario of analog-to-digital conversions provided by an embodiment of the present application;
fig. 4 is a flowchart of a determination method of sampling voltages at ADC sampling points according to an embodiment of the present application;
FIG. 5 is a schematic diagram of exemplary analog signals;
fig. 6 is a flowchart of a determination method of sampling voltages at ADC sampling points according to an embodiment of the present application;
fig. 7 is a schematic diagram of a corresponding relationship between a digital output value k and a sampling point n obtained by the 12-bit ADC based on the analog signal shown in fig. 5;
fig. 8 is a flowchart of a determination method of sampling voltages at ADC sampling points according to an embodiment of the present application;
fig. 9 is a schematic structural diagram of sampling voltage determination devices provided in an embodiment of the present application.
Detailed Description
Embodiments of the present application will be described in more detail below with reference to the accompanying drawings. While certain embodiments of the present application are shown in the drawings, it should be understood that the present application may be embodied in various forms and should not be construed as limited to the embodiments set forth herein, but rather are provided for a more thorough and complete understanding of the present application. It should be understood that the drawings and embodiments of the present application are for illustration purposes only and are not intended to limit the scope of the present application.
Furthermore, the terms "comprising" and "having" and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a series of steps or elements is not necessarily limited to the explicitly listed steps or elements, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
Fig. 3 is a schematic diagram of analog-to-digital conversion scenarios provided by an embodiment of the present application, and by way of example, in the analog-to-digital conversion scenario of fig. 3, the signal generating device 11 and the ADC12 are included, where the signal generating device 11 is configured to generate an analog voltage signal and input the analog voltage signal into the ADC12, and after receiving the analog voltage signal input by the signal generating device 11, the ADC12 performs sampling, holding, quantizing, and encoding on the analog voltage signal, and converts the analog voltage signal into a corresponding digital signal, where in the processing of the ADC12, the sampling, holding, quantizing, and encoding may be simultaneously implemented in the conversion process.
To aid in understanding the present application, the sampling, holding, quantizing, and encoding processes of ADC12 are described below:
sampling: the amplitude of the analog voltage signal is extracted at fixed time intervals, and the amplitude of the acquired analog voltage signal is used as a sample value, wherein the shorter the time interval (or also referred to as a sampling interval) for extracting the amplitude of the analog voltage signal, the more the signal can be correctly reproduced. However, shortening the sampling interval causes an increase in the amount of data, and thus the sampling interval can be set as needed in practical applications.
In practice, it often takes hours to convert the sampled signal into a digital signal, and in order to provide stable values for the subsequent quantization encoding process, the amplitude of the sampled voltage signal must be maintained at hours, while in the related art the sampling and holding process is performed simultaneously.
Quantization, i.e. although a continuous signal on the time axis is converted into a discontinuous (discrete) signal by sampling, the amplitude of the voltage signal obtained by sampling is still a continuous value (analog quantity). at this time, the voltage signal can be divided at intervals of in the amplitude direction to determine which interval each sample value belongs to, and the value recorded in the interval is assigned to the sample value, which operation is called quantization.
And (3) encoding: the process of converting the quantized signal into a binary number, i.e. representing the quantized signal by a combination of 0 and 1, is called encoding, "1" indicates the presence of a pulse, and "0" indicates the absence of a pulse. When the quantization levels are 64 levels, the number of binary digits representing these values must be 6 bits; when the quantization level is 256 levels, it must be represented by an 8-bit binary number.
The analog voltage signal can be converted into a digital signal through the above four processes, however, since the ADC and the signal generating device use different clocks, the correspondence between each sampling point of the ADC and a time point on the analog voltage signal is difficult to determine, and thus, a specific voltage corresponding to each sampling point cannot be determined.
The embodiment of the present application provides a determination scheme for sampling points of an ADC, where the innovative concept of the scheme is to input short-duration instantaneous pulse signals to the ADC, and input voltage signals at preset time intervals after the instantaneous pulse signals, and because the instantaneous pulse signals have the characteristics of energy concentration and easy identification, the sampling points corresponding to the instantaneous pulse signals can be identified from the sampling data of the ADC more easily, and the sampling points corresponding to the points with the maximum amplitude value at the preset time intervals in the sampling points can be used as sampling starting points of the input voltage signals, and then steps are performed, and after the sampling starting points are determined, the sampling voltage of each sampling point of the input voltage signals after the sampling starting points are determined according to the corresponding relationship between the voltage and the time in the input voltage signals.
The scheme of the embodiment of the application is explained in detail in the following with the exemplary embodiment.
Fig. 4 is a flowchart of a method for determining sampling voltages at ADC sampling points according to an embodiment of the present application, where as shown in fig. 4, the method includes:
Exemplary, fig. 5 is a schematic diagram of exemplary analog signals including an input voltage signal and an instantaneous pulse signal, wherein the input voltage signal is embodied as a ramp voltage signal in fig. 5, the ramp voltage signal is a voltage signal having a constant slope of that linearly increases from zero to with time, a linear relationship represented by a mathematical function of the input voltage V and time t of the input voltage signal is preset, and sampling of the ramp voltage signal is performed before the signal generation apparatus transmits ramp voltage signals.
Before transmitting times of ramp voltage signals (time interval is t1 minus t0), the signal generating device is set to transmit instantaneous pulse signals, wherein the relationship between the input voltage value V and the time t of the ramp voltage signals can be expressed by a mathematical function, and the last instantaneous pulse signals need to be transmitted after the first ramp voltage signals are recovered (i.e. t4> t3), i.e. the instantaneous pulse signals are set to be transmitted again after recovering to zero after reaching the maximum voltage value of each input voltage signals (time interval is t4 minus t 3). time interval t4 minus t0 is the transmission period of instantaneous pulse signals, wherein the instantaneous pulse signals are signals with voltage amplitude determined according to , the duration of with a certain time interval, the duration of the instantaneous pulse signals is less than or equal to the duration of the preset signal, the duration of the preset signal is set to be as short as possible to quickly and accurately detect the instantaneous pulse signals with a jump, and the sampling time t is set to ensure that the sampling point corresponding to each ramp voltage value t 92 is added to the sampling point.
In this embodiment, the instantaneous pulse signal may be understood as a unit impulse signal, which is ideal signals with infinite duration and infinite instantaneous amplitude, covering ideal signals with a constant area, or may be understood as other rectangular pulses or triangular pulses with short duration and large amplitude, as long as the pulse signal has a short duration and a jump range of amplitude in a short time, which is greater than a preset threshold.
Of course, fig. 5 is merely an exemplary analog signals and is not intended to limit the analog signals referred to herein to alone.
The correspondence between the voltage and the time in the input voltage signal referred to in the present embodiment may be exemplarily understood as being stored in a storage medium in advance, and the correspondence between the voltage and the time of the input voltage signal is acquired from the storage medium when the method of the present embodiment is executed.
In this embodiment, before the analog signals (including the transient pulse signals and the input voltage signals) are input to the ADC, the ADC starts sampling at a constant sampling frequency, so that after cycles of analog signals are input, the data sampled by the ADC includes the sampling data corresponding to the transient pulse signals and the sampling data corresponding to the input voltage signals.
And 403, determining a data segment corresponding to the instantaneous pulse signal from the sampling data, and taking a sampling point corresponding to a sampling point with the maximum amplitude in the data segment after the interval of the preset time as a sampling starting point of the input voltage signal.
Because the instantaneous pulse signal has the characteristics of short duration, concentrated energy, violent amplitude jump in a short time and the like, according to the characteristics of the instantaneous pulse signal, data which accords with the characteristics of the instantaneous pulse signal can be determined from the sampling data of the ADC and is used as a data section corresponding to the instantaneous pulse signal, the sampling time of a sampling point with the maximum amplitude in the data section plus the preset time can be regarded as the sending time of the input voltage signal, and the sampling point corresponding to the sending time of the input voltage signal is used as the sampling starting point of the input voltage signal.
And 404, determining the sampling voltage of each sampling point of the input voltage signal after the sampling starting point according to the corresponding relation.
Still taking fig. 5 as an example, since the time interval between the instantaneous pulse signal and the ramp voltage signal (t1 minus t0), the period of the ramp voltage signal (t2 minus t1), and the linear relationship between the voltage and the time in the ramp voltage signal (t2 minus t0) can be preset, the voltage value corresponding to each time t in the range of (t2 minus t0) can be determined, and further, since the sampling frequency of the ADC can be set, the sampling point n0 of the instantaneous pulse signal (i.e. the point corresponding to the sampling time t0) can be calculated according to the sampling frequency, so as to determine the time interval of each point of the input voltage signal from the sampling point n0, which is the time in the range of (t2 minus t0), and therefore the specific voltage value corresponding to each sampling point can be determined.
Of course, this embodiment is only illustrated by way of example in fig. 5, and is not limited to alone in the present application.
In this embodiment, the instantaneous pulse signal is first sent to the ADC, and then the input voltage signal is sent to the ADC after a preset time interval, so that the ADC sequentially samples the instantaneous pulse signal and the input voltage signal to obtain the sampling data, because the duration of the instantaneous pulse signal is very short, the point corresponding to the maximum amplitude in the corresponding sampling data is only , and the sampling time of the sampling point can only correspond to the sending time of the instantaneous pulse signal, so after the data segment corresponding to the instantaneous pulse signal is determined from the sampling data, the sampling point corresponding to the sampling point with the maximum amplitude in the data segment after the preset time interval can be used as the sampling start point of the input voltage signal, and further, the voltage corresponding to each sampling point of the input voltage signal after the sampling start point can be accurately determined according to the corresponding relationship between the voltage and the time in the input voltage signal.
Fig. 6 is a flowchart of a method for determining sampling voltages at ADC sampling points according to an embodiment of the present application, where the method includes:
For example, fig. 7 is a schematic diagram of a corresponding relationship between a digital output value k and a sampling point n obtained by a 12-bit ADC based on an analog signal shown in fig. 5, as shown in fig. 7, after the ADC finishes sampling, analyzing sampling data obtained by the ADC, locking a data segment (e.g., 0, 5, 600, 4, 0) in which a transition range of the digital output value occurs in a short time (the time is less than or equal to a preset signal duration) and a sampling point with the maximum amplitude in the data segment range is set as a sampling point n0 of an instantaneous pulse signal, according to the ADC principle and by referring to fig. 5, at this time, a time point corresponding to the sampling point n0 of the instantaneous pulse signal, i.e., a time t0 at which the instantaneous pulse signal is sent, a sampling point corresponding to the sampling point n0 after a preset time interval t1-t0 is used as a sampling point of a ramp voltage signal, and a starting point is according to a corresponding relationship between a, the sampling voltage corresponding to each sampling point after the sampling start point of the ramp voltage signal can be determined.
Of course, fig. 7 is merely exemplary and not intended to be the only limitation on the ADC input signal.
According to the characteristics of short duration, concentrated energy and large amplitude jump range in a short time, the data section corresponding to the instantaneous pulse signal can be rapidly and accurately determined, the sampling point corresponding to the point with the maximum amplitude in the data section after the interval of the preset time is taken as the sampling starting point of the ramp voltage signal, and the corresponding relation between the sampling starting point and the original analog signal can be accurately and uniquely determined by , so that the sampling voltage corresponding to each subsequent sampling point of the ramp voltage signal can be accurately obtained according to the sampling starting point.
And step 604, determining the sampling voltage of each sampling point of the input voltage signal after the sampling starting point according to the corresponding relation.
The beneficial effects of this embodiment are similar to those of the embodiment of fig. 4, and are not described herein again.
Fig. 8 is a flowchart of a method for determining sampling voltages at ADC sampling points according to an embodiment of the present application, where as shown in fig. 8, the method includes:
And step 802, acquiring a corresponding relation between voltage and time in the input voltage signal, and acquiring sampling data sampled by the ADC from the analog signal.
And 803, determining the data segments of which the signal duration is less than or equal to a preset signal duration and the time interval between the data segments of which the duration is greater than or equal to the preset time and the next data segments is greater than or equal to the preset time in the sampling data as the data segments corresponding to the instantaneous pulse signal, and taking the sampling point of which the interval between the sampling point of which the amplitude is the maximum and the corresponding sampling point after the preset time in the data segments as the sampling starting point of the input voltage signal.
As shown in fig. 5, the duration of the instantaneous pulse signal and the time interval between the instantaneous pulse signal and the input voltage signal (t1 minus t0) can be preset, so when analyzing the sampled data of the ADC, if there are consecutive data segments whose duration is less than or equal to the preset signal duration and the interval between the data segment and the subsequent consecutive data segment is greater than or equal to the preset time interval between the instantaneous pulse signal and the input voltage signal (t1 minus t0), it can be determined that the data segment is the sampled data of the instantaneous pulse signal, where the time corresponding to the point with the largest amplitude is the sending time of the instantaneous pulse signal, and the sampling point corresponding to the point after the preset time interval is taken as the sampling start point of the input voltage signal, and the sampling voltage of each subsequent sampling point of the input voltage signal can be determined according to the sampling start point.
According to the embodiment, the data segment corresponding to the instantaneous pulse signal is determined from the sampling data of the ADC according to the characteristics that the pulse signal duration is short and the interval between the pulse signal duration and the input voltage signal is preset, so that the sampling point n0 corresponding to the sending time t0 of the instantaneous pulse signal can be quickly and accurately determined according to the data segment, and the sampling point corresponding to the sampling point n0 after the interval between the sampling point n 1 and the sampling point t0 is used as the sampling starting point of the input voltage signal, so that the problem that the corresponding relation between the sampling starting point and the analog signal cannot be accurately determined in the prior art is solved.
And step 804, determining the sampling voltage of each sampling point of the input voltage signal after the sampling start point according to the corresponding relation.
The beneficial effects of this embodiment are similar to those of the embodiment of fig. 4, and are not described herein again.
Fig. 9 is a schematic structural diagram of sampling voltage determination apparatuses provided in an embodiment of the present application, and as shown in fig. 9, a sampling voltage determination apparatus 90 includes:
the receiving module 91 is configured to receive an analog signal input by the signal generating device, where the analog signal includes a transient pulse signal and an input voltage signal transmitted at a preset time interval after the transient pulse signal.
And the obtaining module 92 is configured to obtain a corresponding relationship between voltage and time in the input voltage signal, and obtain sampling data sampled by the ADC from the analog signal.
An determining module 93, configured to determine a data segment corresponding to the instantaneous pulse signal from the sampled data, and use a sampling point corresponding to a sampling point having a maximum amplitude after the interval of the preset time in the data segment as a sampling start point of the input voltage signal.
And a second determining module 94, configured to determine, according to the corresponding relationship, a sampling voltage of each sampling point of the input voltage signal after the sampling start point.
In possible implementations, the determining module includes:
and the th determining submodule is used for determining the data segment of the sampled data, wherein the amplitude jump range of the sampled data is larger than the preset threshold value, and the signal duration of the data segment is smaller than or equal to the preset signal duration, as the data segment corresponding to the instantaneous pulse signal.
In possible implementations, the determining module includes:
and the second determining submodule is used for determining the data segment, of the sampled data, of which the signal duration is less than or equal to the preset signal duration and the time interval between the last data segments is greater than or equal to the preset time as the data segment corresponding to the instantaneous pulse signal.
In possible implementations, the input voltage signal may be a ramp voltage signal.
In possible embodiments, the temporal pulse signal can be any of a unit impulse signal, a temporal rising pulse signal, and a temporal falling pulse signal.
In possible embodiments, the transient pulse signal is input into the ADC after the first input voltage signals are ended.
The apparatus provided in this embodiment is capable of performing the method of the foregoing method embodiment, and the performing manner and beneficial effects thereof are similar to those of the foregoing embodiment, and are not described herein again.
The present application further provides analog-to-digital converters comprising a processor and a memory, wherein the memory stores instructions that, when executed by the processor, perform the method of any of the embodiments described above.
Embodiments of the present application further provide computer-readable storage media having stored thereon a computer program that, when executed by a processor, performs the method described in any of the embodiments above.
For example, without limitation, exemplary types of hardware logic that may be used include field programmable arrays (FPGAs), Application Specific Integrated Circuits (ASICs), Application Specific Standard Products (ASSPs), system on a chip (SOCs), load programmable logic devices (CPLDs), and so forth.
Program code for implementing the methods of the present disclosure may be written in any combination of or more programming languages.
In the context of this disclosure, a machine-readable medium may be a tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device.
In addition, while the operations are depicted in a particular order, this should be understood as requiring that such operations be performed in the particular order shown or in sequential order, or that all illustrated operations be performed, to achieve desirable results in the it may be advantageous for multitasking and parallel processing, as well, although several specific implementation details are included in the above discussion, these should not be construed as limiting the scope of the disclosure.
Although the subject matter has been described in language specific to structural features and/or methodological acts, it is to be understood that the subject matter defined in the appended claims is not necessarily limited to the specific features or acts described above. Rather, the specific features and acts described above are disclosed as example forms of implementing the claims.
Claims (14)
1, method for determining sampling voltage of ADC sampling point, the method includes:
receiving an analog signal input by a signal generating device, wherein the analog signal comprises an instantaneous pulse signal and an input voltage signal which is sent at a preset time interval after the instantaneous pulse signal;
acquiring a corresponding relation between voltage and time in the input voltage signal, and acquiring sampling data sampled by the ADC from the analog signal;
determining a data segment corresponding to the instantaneous pulse signal from the sampling data, and taking a sampling point corresponding to a sampling point with the maximum amplitude value in the data segment after the interval of the preset time as a sampling starting point of the input voltage signal;
and determining the sampling voltage of each sampling point of the input voltage signal after the sampling start point according to the corresponding relation.
2. The method of claim 1, wherein said determining a data segment corresponding to said transient pulse signal from said sampled data comprises:
and determining a data segment of the sampled data, wherein the amplitude jump range of the sampled data is larger than a preset threshold value, and the signal duration is smaller than or equal to the preset signal duration, as a data segment corresponding to the instantaneous pulse signal.
3. The method of claim 1, wherein said determining a data segment corresponding to said transient pulse signal from said sampled data comprises:
and determining the data segment of the sampled data, the signal duration of which is less than or equal to the preset signal duration and the time interval of which with the last data segments is greater than or equal to the preset time, as the data segment corresponding to the instantaneous pulse signal.
4. The method of any of , wherein the input voltage signal is a ramp voltage signal.
5. The method of any of , wherein the transient pulse signal is any of :
a momentary rising pulse signal and a momentary falling pulse signal.
6. The method of claim 5, wherein the transient pulse signal is input into the ADC after the first input voltage signals have ended.
The sampled voltage determining apparatus of claim , comprising:
the receiving module is used for receiving an analog signal input by the signal generating equipment, wherein the analog signal comprises an instantaneous pulse signal and an input voltage signal which is sent at a preset time interval after the instantaneous pulse signal;
the acquisition module is used for acquiring the corresponding relation between the voltage and the time in the input voltage signal and acquiring sampling data sampled by the ADC from the analog signal;
an determining module, configured to determine a data segment corresponding to the instantaneous pulse signal from the sampled data, and use a sampling point corresponding to a sampling point with a maximum amplitude in the data segment after the interval of the preset time as a sampling start point of the input voltage signal;
and the second determining module is used for determining the sampling voltage of each sampling point of the input voltage signal after the sampling starting point according to the corresponding relation.
8. The apparatus of claim 7, wherein the determining module comprises:
and the th determining submodule is used for determining the data segment of the sampled data, wherein the amplitude jump range of the sampled data is larger than the preset threshold value, and the signal duration of the data segment is smaller than or equal to the preset signal duration, as the data segment corresponding to the instantaneous pulse signal.
9. The apparatus of claim 7, wherein the determining module comprises:
and the second determining submodule is used for determining the data segment, of the sampled data, of which the signal duration is less than or equal to the preset signal duration and the time interval between the last data segments is greater than or equal to the preset time as the data segment corresponding to the instantaneous pulse signal.
10. The apparatus of any of claims 7-9, wherein the input voltage signal is a ramp voltage signal.
11. The apparatus of any of claims 7-9, , wherein the transient pulse signal is any of :
a momentary rising pulse signal and a momentary falling pulse signal.
12. The apparatus of claim 11, wherein the transient pulse signal is input into the ADC after the first input voltage signals are ended.
An analog-to-digital converter of the type , comprising a processor and a memory;
the memory has stored therein instructions that, when executed by the processor, are configured to perform the method of any of claims 1-6.
14, computer-readable storage medium, on which a computer program is stored, which program, when being executed by a processor, is adapted to carry out the method of any of claims 1-6, .
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911148181.1A CN110739971B (en) | 2019-11-21 | 2019-11-21 | Determination method, device, equipment and medium of ADC sampling point sampling voltage |
| CN202210669807.9A CN115001498A (en) | 2019-11-21 | 2019-11-21 | Analog-digital converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911148181.1A CN110739971B (en) | 2019-11-21 | 2019-11-21 | Determination method, device, equipment and medium of ADC sampling point sampling voltage |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210669807.9A Division CN115001498A (en) | 2019-11-21 | 2019-11-21 | Analog-digital converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110739971A true CN110739971A (en) | 2020-01-31 |
| CN110739971B CN110739971B (en) | 2022-08-16 |
Family
ID=69273455
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210669807.9A Pending CN115001498A (en) | 2019-11-21 | 2019-11-21 | Analog-digital converter |
| CN201911148181.1A Active CN110739971B (en) | 2019-11-21 | 2019-11-21 | Determination method, device, equipment and medium of ADC sampling point sampling voltage |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210669807.9A Pending CN115001498A (en) | 2019-11-21 | 2019-11-21 | Analog-digital converter |
Country Status (1)
| Country | Link |
|---|---|
| CN (2) | CN115001498A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117871920A (en) * | 2024-03-13 | 2024-04-12 | 上海知白智能科技有限公司 | Eye pattern acquisition method, device, system and storage medium |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101022566A (en) * | 2007-03-12 | 2007-08-22 | 无锡市晶源微电子有限公司 | Analogue video signal processing circuit testing method |
| CN109633253A (en) * | 2018-12-07 | 2019-04-16 | 中电科仪器仪表(安徽)有限公司 | One kind realizing voltage transient signal deteching circuit and method based on FPGA |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN85101811B (en) * | 1985-04-01 | 1988-04-20 | 株式会社日立制作所 | Method and device for samp and processing video signal |
| KR20070077262A (en) * | 2006-01-23 | 2007-07-26 | 삼성전자주식회사 | Image processing apparatus having function of bi-directional communication and method thereof |
| US9813076B1 (en) * | 2016-03-31 | 2017-11-07 | Analog Value Ltd. | Analog to digital converter and a method for analog to digital conversion |
-
2019
- 2019-11-21 CN CN202210669807.9A patent/CN115001498A/en active Pending
- 2019-11-21 CN CN201911148181.1A patent/CN110739971B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101022566A (en) * | 2007-03-12 | 2007-08-22 | 无锡市晶源微电子有限公司 | Analogue video signal processing circuit testing method |
| CN109633253A (en) * | 2018-12-07 | 2019-04-16 | 中电科仪器仪表(安徽)有限公司 | One kind realizing voltage transient signal deteching circuit and method based on FPGA |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117871920A (en) * | 2024-03-13 | 2024-04-12 | 上海知白智能科技有限公司 | Eye pattern acquisition method, device, system and storage medium |
| CN117871920B (en) * | 2024-03-13 | 2024-06-11 | 上海知白智能科技有限公司 | Eye pattern acquisition method, device, system and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110739971B (en) | 2022-08-16 |
| CN115001498A (en) | 2022-09-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6492929B1 (en) | Analogue to digital converter and method of analogue to digital conversion with non-uniform sampling | |
| KR102103933B1 (en) | Successive approximation analog to digital converter and method of analog to digital conversion | |
| KR101690060B1 (en) | Successive approximation analog to digital converter and method of analog to digital conversion | |
| US10673455B2 (en) | Sample and hold circuit with indefinite holding time | |
| US10962933B1 (en) | Multibit per stage pipelined time-to-digital converter (TDC) | |
| WO2006047751A1 (en) | Analog-to-digital converter | |
| CN110739971A (en) | Determination method, device, equipment and medium of ADC sampling point sampling voltage | |
| CN116388761B (en) | Analog-to-digital converter | |
| WO2018141879A3 (en) | Receiver | |
| US20090174585A1 (en) | System and method for converting analog values into digital form | |
| US9276599B2 (en) | Method and apparatus for non-uniform analog-to-digital conversion | |
| CN114430274A (en) | Signal processing method and signal processing circuit | |
| CN111740744B (en) | Metastable state detection correction circuit of SAR analog-to-digital converter and asynchronous SAR analog-to-digital converter | |
| CN109889200B (en) | Circuit for converting voltage signal into frequency signal based on frequency quantizer | |
| KR20210147387A (en) | Apparatus and method of generating random number | |
| Zhou et al. | A Residual-Remainder Coupled Unlimited Sampling Framework for High Dynamic Range Signal Conversion | |
| JP2011171974A (en) | Cyclic type a/d converter | |
| RU204829U1 (en) | ANALOG-INFORMATION CONVERTER (AIP) INFORMATION READING SYSTEM WITH DYNAMIC INTEGRATION PROFILE (DPI) | |
| RU2646356C1 (en) | Analogue-to-digital converter | |
| Kim et al. | A nonuniform quantization scheme for high speed SAR ADC architecture | |
| EP3145087B1 (en) | Method and apparatus for indirect conversion of voltage value to digital word | |
| CN118018018A (en) | Error detection system of time-interleaved analog-to-digital converter and control method thereof | |
| Kościelnik et al. | Analysis of conversion time of time-to-digital converters with charge redistribution | |
| Krad | A dual-slope integration based analog-to-digital convertor | |
| US9853656B2 (en) | Method and apparatus for conversion of value of analog signal to compressed digital word |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20200512 Address after: 519000 room 105-68710, No. 6, Baohua Road, Hengqin New District, Zhuhai City, Guangdong Province (centralized office area) Applicant after: Zhuhai Jihai Semiconductor Co.,Ltd. Address before: 519060 building 01, No. 83, Guangwan street, Xiangzhou District, Zhuhai City, Guangdong Province Applicant before: APEX MICROELECTRONICS Co.,Ltd. |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant |