CN117871920A - Eye pattern acquisition method, device, system and storage medium - Google Patents

Eye pattern acquisition method, device, system and storage medium Download PDF

Info

Publication number
CN117871920A
CN117871920A CN202410283742.3A CN202410283742A CN117871920A CN 117871920 A CN117871920 A CN 117871920A CN 202410283742 A CN202410283742 A CN 202410283742A CN 117871920 A CN117871920 A CN 117871920A
Authority
CN
China
Prior art keywords
scanning period
voltage
target signal
sampling
sampling value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202410283742.3A
Other languages
Chinese (zh)
Inventor
胡信伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing Paige Measurement And Control Technology Co ltd
Shanghai Zhibai Intelligent Technology Co ltd
Original Assignee
Nanjing Paige Measurement And Control Technology Co ltd
Shanghai Zhibai Intelligent Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing Paige Measurement And Control Technology Co ltd, Shanghai Zhibai Intelligent Technology Co ltd filed Critical Nanjing Paige Measurement And Control Technology Co ltd
Priority to CN202410283742.3A priority Critical patent/CN117871920A/en
Publication of CN117871920A publication Critical patent/CN117871920A/en
Pending legal-status Critical Current

Links

Landscapes

  • Dc Digital Transmission (AREA)

Abstract

The invention relates to the technical field of signal detection and discloses an eye pattern acquisition method, an eye pattern acquisition device, an eye pattern acquisition system and a storage medium, wherein the eye pattern acquisition method comprises the following steps: acquiring a scanning period and a voltage amplitude of a target signal, and determining a voltage sampling value corresponding to each scanning period based on the voltage amplitude and the acquisition precision of a preset eye diagram; for each scanning period, recording sampling moments when the target signal is equal to the voltage sampling value corresponding to the current scanning period; and generating an eye diagram corresponding to the target signal based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal. According to the invention, the voltage sampling value of each scanning period is determined, then the sampling time of the target signal in each scanning period equal to the corresponding voltage sampling value is recorded, and finally the eye pattern corresponding to the target signal is generated based on the corresponding relation between the voltage sampling value and the sampling time, so that the generation cost of the eye pattern is reduced, the precision of the eye pattern is improved, and accurate eye pattern data is provided for the subsequent analysis of the target signal.

Description

Eye pattern acquisition method, device, system and storage medium
Technical Field
The invention relates to the technical field of signal detection, in particular to an eye pattern acquisition method, an eye pattern acquisition device, an eye pattern acquisition system and a storage medium.
Background
An eye diagram is a graph of a series of digital signals accumulated on an oscilloscope, and is used primarily to analyze the signal integrity of a high-speed interconnect system. The eye diagram is the result of accumulating and superposing bits of the acquired serial signal in an afterglow mode, and the superposed graph shape looks much like an eye, so the eye diagram is named. The eye diagram contains rich information, and the influence of inter-code crosstalk and noise can be observed from the eye diagram, so that the integral characteristic of the digital signal is reflected, and the system quality is estimated. The magnitude of the "eye" opening of an eye pattern reflects the strength of inter-symbol crosstalk. The larger the "eye" tension, the more positive the eye pattern, meaning less inter-symbol crosstalk; and conversely, the greater the inter-symbol interference. The eye height of the eye diagram represents noise; the eye width represents jitter.
The existing eye diagram generation method is to utilize a high-speed oscilloscope to trigger sampling for multiple times. The basic principle is that an oscilloscope is connected to the output end of a measured high-speed communication link, then the scanning frequency of the oscilloscope is set, the horizontal scanning period of the oscilloscope is ensured to be synchronous with the data bit period in the communication link, and an eye pattern can be generated after the measured signal is triggered and acquired for a plurality of times.
However, since the oscilloscope is a broadband test device, its test noise, as well as trigger circuit jitter noise and clock recovery circuit noise, can affect the accuracy of the eye diagram; and the high-speed oscilloscope is expensive, so that the eye diagram generation cost is too high.
Disclosure of Invention
In view of this, the present invention provides an eye pattern acquisition method, apparatus, system and storage medium, so as to solve the problems of low eye pattern precision and high cost in the related art in which an oscilloscope is used to generate an eye pattern.
In a first aspect, the present invention provides an eye diagram acquisition method, the method comprising:
acquiring a scanning period and a voltage amplitude of a target signal, and determining a voltage sampling value corresponding to each scanning period based on the voltage amplitude and a preset eye diagram acquisition precision;
for each scanning period, recording the sampling time when the target signal is equal to the voltage sampling value corresponding to the current scanning period;
and generating an eye pattern corresponding to the target signal based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal.
According to the method, the voltage sampling value of each scanning period is determined according to the voltage amplitude and the acquisition precision of the target signal, the sampling time of the target signal in each scanning period equal to the corresponding voltage sampling value is recorded, and finally the eye diagram corresponding to the target signal is generated based on the corresponding relation between the voltage sampling value and the sampling time, so that an oscilloscope is not required, the generation cost of the eye diagram is greatly reduced, the eye diagram is generated only by sampling and data processing of the target signal, the influence of external noise is avoided, the precision of the eye diagram is improved, and accurate eye diagram data is provided for the subsequent analysis of the target signal.
In an optional implementation manner, the recording, for each scanning period, a sampling time when the target signal is equal to the voltage sampling value corresponding to the current scanning period includes:
determining a scanning start time of a current scanning period based on an edge of the clock signal;
and recording the sampling time when the target signal is equal to the voltage sampling value corresponding to the current scanning period from the scanning starting time until the scanning duration is equal to the scanning period.
The invention can further ensure the timing consistency of each scanning period and further ensure the accuracy of the recording of the sampling time by using the edge of the clock signal as the starting time of the scanning period, thereby further improving the accuracy of the finally generated eye pattern.
In an alternative embodiment, before generating the eye pattern corresponding to the target signal based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal, the method further includes:
and repeatedly recording a plurality of scanning periods for the voltage sampling value and the sampling time corresponding to each scanning period.
The invention enriches the data points needed by generating the eye pattern by repeatedly recording the voltage sampling values corresponding to each scanning period in a plurality of scanning periods, and enriches the eye pattern data by superposing the same voltage sampling value in the same eye pattern at the sampling time corresponding to the scanning periods, thereby providing more accurate eye pattern data for the subsequent analysis of the target signal.
In an optional implementation manner, the generating, based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal, an eye diagram corresponding to the target signal includes:
constructing a coordinate system by taking the sampling moment as an abscissa and the voltage sampling value as an ordinate;
and determining a target coordinate point in the coordinate system based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal, and drawing the point to generate an eye pattern corresponding to the target signal.
According to the invention, the coordinate system is established by the sampling time and the voltage sampling value, and the eye pattern of the target signal is obtained by drawing points in the coordinate system, so that the true restoration of the eye pattern of the target signal is realized, and an accurate eye pattern data basis is provided for analyzing the target signal.
In a second aspect, the present invention provides an eye diagram acquisition device, the device comprising:
the acquisition module is used for acquiring the scanning period and the voltage amplitude of the target signal and determining a voltage sampling value corresponding to each scanning period based on the voltage amplitude and the preset eye diagram acquisition precision;
the first processing module is used for recording sampling moments when the target signal is equal to the voltage sampling value corresponding to the current scanning period for each scanning period;
and the second processing module is used for generating an eye diagram corresponding to the target signal based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal.
In a third aspect, the present invention provides an eye diagram acquisition system comprising: a controller and a sampling module, wherein,
the controller acquires a scanning period and a voltage amplitude of a target signal, and determines a voltage sampling value corresponding to each scanning period based on the voltage amplitude and a preset eye diagram acquisition precision;
the controller inputs a voltage sampling value corresponding to each scanning period to a first input end of the sampling module according to the scanning period;
the second input end of the sampling module is connected with a target signal, the output end of the sampling module is connected with the signal input end of the controller, and the sampling module feeds back a sampling signal to the controller when the target signal is equal to the voltage sampling value;
the controller generates an eye diagram corresponding to the target signal based on the sampling time when the sampling signal is received and the voltage sampling value input to the first input end of the sampling module.
According to the eye pattern acquisition system provided by the invention, the controller and the sampling module are arranged, the voltage sampling value of each scanning period is determined according to the voltage amplitude and the acquisition precision of the target signal, then the sampling time of the target signal equal to the corresponding voltage sampling value in each scanning period is recorded, and finally the eye pattern corresponding to the target signal is generated based on the corresponding relation between the voltage sampling value and the sampling time, so that an oscilloscope is not required to be utilized, the generation cost of the eye pattern is greatly reduced, the eye pattern is generated only by sampling and data processing of the target signal, the influence of external noise interference is avoided, the eye pattern precision is improved, and accurate eye pattern data is provided for the subsequent analysis of the target signal.
In an alternative embodiment, the eye diagram acquisition system further comprises:
the first input end of the scanning control module is connected with a clock signal, the second input end of the scanning control module is connected with a reference signal, and the output end of the scanning control module is connected with the controller;
the scanning control module sends an acquisition instruction to the controller when the clock signal is equal to the reference signal;
and when the controller receives the acquisition instruction, the controller inputs a voltage sampling value corresponding to the current scanning period to the first input end of the sampling module according to the scanning period.
The invention further ensures the timing consistency of each scanning period and the accuracy of the recording of the sampling time by arranging the scanning control module and using the edge of the clock signal as the starting time of the scanning period in a hardware mode, thereby further improving the accuracy of the final generated eye pattern.
In an alternative embodiment, the sampling module and the scan control module are voltage comparators.
In an alternative embodiment, the voltage value of the reference signal is half the corresponding voltage amplitude of the clock signal.
In a fourth aspect, the present invention provides a computer readable storage medium having stored thereon computer instructions for causing a computer to perform the eye pattern acquisition method of the first aspect or any one of its corresponding embodiments.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings that are needed in the description of the embodiments or the prior art will be briefly described, and it is obvious that the drawings in the description below are some embodiments of the present invention, and other drawings can be obtained according to the drawings without inventive effort for a person skilled in the art.
FIG. 1 is a flow chart of an eye diagram acquisition method according to an embodiment of the invention;
FIG. 2 is a flow chart of another eye diagram acquisition method according to an embodiment of the invention;
FIG. 3 is a block diagram of an eye diagram acquisition system according to an embodiment of the invention;
FIG. 4A is a schematic diagram of an eye diagram according to an embodiment of the invention;
FIG. 4B is a schematic diagram of an eye diagram according to an embodiment of the invention;
FIG. 5A is an exemplary diagram of a hardware architecture of an eye diagram acquisition system according to an embodiment of the invention;
FIG. 5B is a schematic diagram of a waveform of a high-speed digital signal according to an embodiment of the present invention;
FIG. 6A is a schematic diagram of a state change of an eye acquisition system according to an embodiment of the invention;
FIG. 6B is a schematic diagram of another state change of the eye acquisition system according to an embodiment of the invention;
FIG. 7 is an eye diagram in accordance with an embodiment of the invention;
FIG. 8 is a schematic diagram of an eye diagram acquired in accordance with an embodiment of the present invention;
fig. 9 is a block diagram of an eye pattern acquisition device according to an embodiment of the present invention;
fig. 10 is a schematic diagram of a hardware structure of a controller in the eye diagram acquisition system according to an embodiment of the invention.
Detailed Description
For the purpose of making the objects, technical solutions and advantages of the embodiments of the present invention more apparent, the technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention, and it is apparent that the described embodiments are some embodiments of the present invention, but not all embodiments of the present invention. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
The existing eye diagram generation method is to utilize a high-speed oscilloscope to trigger sampling for multiple times. The basic principle is that an oscilloscope is connected to the output end of a measured high-speed communication link, then the scanning frequency of the oscilloscope is set, the horizontal scanning period of the oscilloscope is ensured to be synchronous with the data bit period in the communication link, and an eye pattern can be generated after the measured signal is triggered and acquired for a plurality of times.
However, since the oscilloscope is a broadband test device, its test noise, as well as trigger circuit jitter noise and clock recovery circuit noise, can affect the accuracy of the eye diagram; and the high-speed oscilloscope is expensive, so that the eye diagram generation cost is too high. The eye diagram can help engineers analyze and diagnose problems of time domain and frequency domain in the digital signal system, the quality and stability of the high-speed digital signal can be deduced by observing the morphological change of the eye diagram, and the eye diagram can be applied to digital signal quality analysis, high-speed transmission system optimization, bit error rate test and design and fault analysis of the communication system. It is important how an eye pattern can be drawn more accurately using a low cost solution.
In view of the foregoing, embodiments of the present invention provide an eye diagram collection method embodiment in which the steps shown in the flowcharts of the figures may be performed in a computer system, such as a set of computer-executable instructions, and in some cases, the steps shown or described may be performed in a different order than that shown in the flowcharts, although a logical order is shown in the flowcharts.
In this embodiment, an eye diagram collection method is provided, which is applied to a controller such as an MCU, a single chip microcomputer, etc., fig. 1 is a flowchart of an eye diagram collection method according to an embodiment of the present invention, as shown in fig. 1, and the flowchart includes the following steps:
step S101, a scanning period and a voltage amplitude of a target signal are obtained, and a voltage sampling value corresponding to each scanning period is determined based on the voltage amplitude and a preset eye diagram acquisition precision.
The target signal is a high-speed digital signal in a digital signal system, the higher the preset eye diagram acquisition precision is, the smaller the setting interval of voltage sampling values is, the more accurate the eye diagram is finally generated, and the more accurate the eye diagram finally drawn is, by taking the voltage amplitude of 5V as an example, the voltage sampling value can be taken as one voltage sampling value every 1V, and also can be taken as one voltage sampling value every 0.1V or every 0.05V.
The scan period is an integer multiple of the clock period, and the relationship between the scan period and the multiple of the clock period is determined according to the number of eyes to be presented in the eye diagram, and by taking the scan period equal to the clock period as an example, the obtained eye diagram has only one complete eye, and if the scan period is equal to n times the clock period, the superimposed diagram has n complete eyes in the most ideal case.
Step S102, for each scanning period, recording the sampling time when the target signal is equal to the voltage sampling value corresponding to the current scanning period.
Specifically, in each scanning period, the real-time voltage of the target signal is compared with the voltage sampling value corresponding to the scanning period, and the corresponding time point when the real-time voltage of the target signal and the voltage sampling value corresponding to the scanning period are equal to each other is recorded as the sampling time.
Step S103, based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal, an eye diagram corresponding to the target signal is generated.
Specifically, with one scanning period as a time axis, the points of the voltage sampling values are plotted at the positions corresponding to the time axis according to the sampling time, and after the points are plotted one by one according to the relation between all the sampling time and the voltage sampling values, an eye pattern corresponding to the target signal can be obtained.
According to the embodiment of the invention, the voltage sampling value of each scanning period is determined according to the voltage amplitude and the acquisition precision of the target signal, then the sampling time of the target signal in each scanning period equal to the corresponding voltage sampling value is recorded, and finally the eye pattern corresponding to the target signal is generated based on the corresponding relation between the voltage sampling value and the sampling time, so that an oscilloscope is not required to be utilized, the generation cost of the eye pattern is greatly reduced, the eye pattern is generated only by sampling and data processing of the target signal, the influence of external noise interference is avoided, the precision of the eye pattern is improved, and accurate eye pattern data is provided for the subsequent analysis of the target signal.
In this embodiment, an eye diagram collection method is provided, which is applied to a controller such as an MCU, a single chip microcomputer, etc., fig. 2 is a flowchart of an eye diagram collection method according to an embodiment of the present invention, as shown in fig. 2, and the flowchart includes the following steps:
step S201, a scanning period and a voltage amplitude of a target signal are obtained, and a voltage sampling value corresponding to each scanning period is determined based on the voltage amplitude and a preset eye diagram acquisition precision. Details refer to the related description of step S101 shown in fig. 1, and will not be described herein.
In step S202, for each scanning period, a sampling time when the target signal is equal to the voltage sampling value corresponding to the current scanning period is recorded.
Specifically, the step S202 includes:
in step S2021, the scan start timing of the current scan period is determined based on the edge of the clock signal.
Specifically, the clock signal can ensure the synchronism of each scanning period, and the edge of the clock signal is used as the scanning starting time of the scanning period, so that each scanning period can be triggered in the same clock signal state, and the timing consistency of each scanning period is further ensured.
In step S2022, from the scanning start time, a sampling time when the target signal is equal to the voltage sampling value corresponding to the current scanning period is recorded until the scanning duration is equal to the scanning period.
Taking one scanning period as 3 clock periods as an example, recording the sampling time when the target signal is equal to the voltage sampling value corresponding to the current scanning period at the rising edge of the first clock period until the scanning duration is equal to 3 clock periods, and stopping recording.
The embodiment of the invention can further ensure the timing consistency of each scanning period and further ensure the accuracy of the recording of the sampling time by using the edge of the clock signal as the starting time of the scanning period, thereby further improving the accuracy of the finally generated eye pattern.
In step S203, an eye pattern corresponding to the target signal is generated based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal.
Specifically, the step S203 includes:
in step S2031, a coordinate system is constructed with the sampling time as the abscissa and the voltage sampling value as the ordinate.
In step S2032, a target coordinate point is determined in the coordinate system based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal, and the point is traced, so as to generate an eye pattern corresponding to the target signal.
Specifically, each pair of voltage sampling values and the adopted time point correspond to a target coordinate point in the coordinate system, one data point forming an eye pattern can be obtained by tracing the target coordinate point, the repeated tracing is carried out in the coordinate system by repeating the operation, and finally the eye pattern corresponding to the target signal can be obtained.
According to the embodiment of the invention, the coordinate system is established by the sampling time and the voltage sampling value, and the eye pattern of the target signal is obtained by drawing points in the coordinate system, so that the real restoration of the eye pattern of the target signal is realized, and an accurate eye pattern data basis is provided for analyzing the target signal.
In some optional implementations, before executing the step S203, the eye diagram collecting method provided by the embodiment of the present invention further includes:
and a1, repeatedly recording a plurality of scanning periods for the voltage sampling value and the sampling time corresponding to each scanning period.
Specifically, because the number of the sampling moments recorded in a single scanning period is limited, in order to obtain a more accurate eye diagram, repeated scanning of multiple scanning periods can be performed on each voltage sampling value, and finally all the sampling moments are overlapped in the same scanning period, so that an eye diagram with richer data points is obtained, and the accuracy of the eye diagram is further improved.
According to the embodiment of the invention, the repeated recording of a plurality of scanning periods is carried out on the voltage sampling value corresponding to each scanning period, so that the data points required by generating an eye pattern are enriched, and the eye pattern data can be further enriched by superposing the same voltage sampling value in the same eye pattern at the sampling time corresponding to the plurality of scanning periods, so that more accurate eye pattern data is provided for the subsequent analysis of the target signal.
The embodiment of the invention also provides an eye diagram acquisition system, as shown in fig. 3, which comprises: a controller 301, and a sampling module 302, wherein,
the controller 301 obtains a scanning period and a voltage amplitude of the target signal, and determines a voltage sampling value corresponding to each scanning period based on the voltage amplitude and a preset eye diagram acquisition precision;
the controller 301 inputs a voltage sampling value corresponding to each scanning period to the first input end of the sampling module 302 according to the scanning period;
a second input end of the sampling module 302 is connected with a target signal, an output end of the sampling module 302 is connected with a signal input end of the controller 301, and the sampling module 302 feeds back a sampling signal to the controller 301 when the target signal is equal to a voltage sampling value;
the controller 301 generates an eye pattern corresponding to the target signal based on the sampling time at which the sampling signal is received and the voltage sampling value input to the first input terminal of the sampling module 302.
The specific working contents and working principles of the controller 301 can be referred to the description of the related contents of the above method embodiments, and will not be described herein. Illustratively, the controller 301 may be a control chip having data processing functions such as: the sampling module 302 may be a hardware circuit with a voltage comparing function, a voltage comparator, or a control chip integrated with a voltage comparing function, and the invention is not limited thereto.
According to the eye pattern acquisition system provided by the embodiment of the invention, the controller 301 and the sampling module 302 are arranged, the voltage sampling value of each scanning period is determined according to the voltage amplitude and the acquisition precision of the target signal, then the sampling time of the target signal equal to the corresponding voltage sampling value in each scanning period is recorded, and finally the eye pattern corresponding to the target signal is generated based on the corresponding relation between the voltage sampling value and the sampling time, so that an oscilloscope is not required to be utilized, the generation cost of the eye pattern is greatly reduced, the eye pattern is generated only by sampling and data processing of the target signal, the influence of external noise interference is avoided, the precision of the eye pattern is improved, and accurate eye pattern data is provided for the subsequent analysis of the target signal.
In some alternative embodiments, as shown in fig. 3, the eye diagram acquisition system further includes:
the first input end of the scanning control module 303 is connected with a clock signal, the second input end of the scanning control module 303 is connected with a reference signal, and the output end of the scanning control module 303 is connected with the controller 301;
the scan control module 303 sends an acquisition instruction to the controller 301 when the clock signal is equal to the reference signal;
when receiving the acquisition instruction, the controller 301 inputs a voltage sampling value corresponding to the current scanning period to the first input end of the sampling module 302 according to the scanning period.
Specifically, the scan control module 303 is a hardware circuit with a voltage comparing function, a voltage comparator, or a control chip integrated with a voltage comparing function, which is not limited by the present invention.
Further, the voltage value of the reference signal is half of the corresponding voltage amplitude of the clock signal. Therefore, the reference signal and the clock signal are not affected by clock edges when being compared, and the consistency of the triggering of the scanning period is ensured.
Taking the voltage amplitude of the clock signal as 3V as an example, the reference signal is 1.5V, and assuming that the scan control module 303 is a control chip, by comparing the voltage of the clock signal with the voltage of the reference signal, when the voltage of the clock signal is equal to the voltage of the reference signal, an acquisition instruction is sent to the controller 301, for example, a high level signal is sent, and when the controller 301 receives the high level signal, the controller 301 inputs a voltage sampling value corresponding to the current scan period to the first input terminal of the sampling module 302 according to the scan period.
In another example, when the control module is a voltage comparator, the comparing function of the voltage comparator may be utilized, when the voltage value of the clock signal input to the voltage comparator changes from being smaller than the voltage value of the reference signal to being greater than the voltage value of the reference signal, the clock signal at this time is considered to be equal to the reference signal, meanwhile, the output end of the voltage comparator is converted from output 0 to output 1, that is, an acquisition instruction is sent to the controller 301, and when the controller 301 receives the output 1 of the voltage comparator, the voltage sampling value corresponding to the current scanning period is input to the first input end of the sampling module 302 according to the scanning period.
According to the embodiment of the invention, the scanning control module 303 is arranged, the edge of the clock signal is used as the starting time of the scanning period in a hardware mode, the timing consistency of each scanning period can be further ensured, the accuracy of the recording of the sampling time is further ensured, and the accuracy of the final generated eye diagram is further improved.
It should be noted that, the eye diagram acquisition system provided by the embodiment of the present invention is implemented by hardware based on the eye diagram acquisition method provided by the embodiment of the present invention, the implementation principle of the two schemes is the same, and the detailed description of the eye diagram acquisition implementation process provided by the embodiment of the present invention will be described below with reference to specific practical examples.
Fig. 4A shows a schematic diagram of an eye diagram, taking three clock cycles as an example, and telling the digital signal to be either high or low in each clock cycle, so that there are 8 different situations in total, and the different waveform diagrams are all superimposed together, so that the diagram shown in fig. 4B can be seen, namely, the eye diagram.
For example, based on the eye diagram collection system provided in the embodiment of the present invention, a hardware architecture as shown in fig. 5A is built, where the controller 301 inputs the reference signal to the first voltage comparator through the first source measurement unit module, inputs the voltage sampling value to the second voltage comparator through the second source measurement unit module, inputs the clock signal to the first voltage comparator through the clock signal input module, and inputs the high-speed digital signal to the second voltage comparator through the high-speed digital signal input module, as shown in fig. 5A, the controller 301 is composed of a counter module, a time processing module, and an eye diagram generating module.
As shown in fig. 5A, the clock signal input module and the first source measurement unit module are connected to the first voltage comparator, the high-speed digital signal input module and the second source measurement unit module are connected to the second voltage comparator, the first voltage comparator and the second voltage comparator are connected to the counter module, the other end of the counter module is connected to the time processing module, and the other end of the time processing module is connected to the eye pattern generating module. The first source measurement unit module and the second source measurement unit module are used for inputting constant voltage, the counter module in the controller 301 determines operations such as starting timing, recording time, clearing and the like according to the input conditions of the first voltage comparator and the second voltage comparator, the time processing module records a plurality of time values corresponding to the target voltage for one scanning, and the eye diagram generating module draws a dot diagram on a coordinate system according to the time values and the voltage values to finally generate an eye diagram.
The working mechanism of the counter module is that the counter module starts timing when the state transition from 0 to 1 occurs in the first voltage comparator in one scanning period, only pays attention to the state of the second voltage comparator, records the current time when the state transition from 0 to 1 occurs or the state transition from 1 to 0 occurs in the second voltage comparator, and continues timing until the time of the counter module is equal to the time of one scanning period.
After the voltage value of the clock signal is set, the input of the first source measuring unit module is constant at half of the voltage value of the clock signal, and the voltage value of the clock signal is not changed in the following process, and the second source measuring unit module finishes the actions of scanning and dotting once every time the voltage value is set.
A specific example will be described below.
If the input level of the clock signal is 3V, the low level of the high-speed digital signal is 0V, and the high level is 5V, the constant voltage output by the first source measurement unit module is 1.5V.
The high-speed digital signal input module inputs the high-speed digital signal, the constant voltage sent by the second source measuring unit module is determined according to the requirement, for example, the amplitude of the current voltage is 5V, one point can be taken every 1V, one point can be taken every 0.1V, one point can be taken every 0.05V, the denser the taken point is, and the drawn eye pattern is more accurate.
If a point is selected to be taken every 0.1V, the point taking range is 0.1V to 4.9V, and then the second source measuring unit module constantly outputs 0.1V, 0.2V, 0.3V … …, 4.8V and 4.9V in sequence.
Assuming that fig. 5B is one possible data waveform, it is an object of an embodiment of the present invention to draw such a complete waveform. As shown in fig. 5B, 1 scan period is set to include 3 clock periods, the first source measurement unit module sets a constant voltage value of 1.5V, and the second source measurement unit module sets 0.1V first, so that a corresponding time value when the voltage value is 0.1V in each scan period can be obtained, for example, t1, t2, t3, … … tn is set, the abscissa is set to be time, the ordinate is voltage, the length range of the abscissa is one scan period is long, and the length range of the ordinate is 5V, so that n coordinates can be obtained, that is, (0.1, t 1), (0.1, t 2), (0.1, t 3) … … (0.1, tn). Then the points can all be drawn on a rectangular coordinate system. Then, a second source measuring unit module is set to input 0.2V, a time value is obtained, coordinates are formed, and the coordinates are drawn on the same coordinate system. And (5) drawing all the stipples to obtain the final eye diagram.
Fig. 6A and 6B are schematic diagrams showing a state change process of the first voltage comparator, the second voltage comparator, and the counter module when the input value of the second source-measuring unit module is set to 3V, for better understanding. From the obtained time values, the coordinates of each point can be obtained, the abscissa of the coordinates is time, the ordinate is voltage value, and the ordinate is 3V, and then a graph can be drawn as shown in fig. 7. In the same way, other points are all drawn. The resulting collected eye pattern effect is shown in fig. 8.
In this embodiment, an eye diagram collection device is further provided, and the eye diagram collection device is used to implement the foregoing embodiments and preferred embodiments, and is not described in detail. The term "module" as used below may be a combination of software and/or hardware that implements a predetermined function. While the means described in the following embodiments are preferably implemented in software, implementation in hardware, or a combination of software and hardware, is also possible and contemplated.
The embodiment provides an eye pattern acquisition device, as shown in fig. 9, including:
the acquisition module 901 is configured to acquire a scanning period and a voltage amplitude of a target signal, and determine a voltage sampling value corresponding to each scanning period based on the voltage amplitude and a preset eye diagram acquisition precision;
a first processing module 902, configured to record, for each scanning period, a sampling time when the target signal is equal to a voltage sampling value corresponding to a current scanning period;
the second processing module 903 is configured to generate an eye pattern corresponding to the target signal based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal.
In some alternative embodiments, the first processing module 902 includes:
a first processing unit for determining a scanning start time of a current scanning period based on an edge of the clock signal;
and the second processing unit is used for recording the sampling time when the target signal is equal to the voltage sampling value corresponding to the current scanning period from the scanning starting time until the scanning duration is equal to the scanning period.
In some alternative embodiments, the eye diagram acquisition device further comprises:
and the third processing module is used for repeatedly recording a plurality of scanning periods for the voltage sampling value and the sampling time corresponding to each scanning period.
In some alternative embodiments, the second processing module 903 includes:
the third processing unit is used for constructing a coordinate system by taking the sampling moment as an abscissa and the voltage sampling value as an ordinate;
and the fourth processing unit is used for determining a target coordinate point in a coordinate system based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal and drawing the point to generate an eye pattern corresponding to the target signal.
Further functional descriptions of the above respective modules and units are the same as those of the above corresponding embodiments, and are not repeated here.
The eye diagram acquisition device in this embodiment is presented in the form of functional units, here referred to as ASIC (Application Specific Integrated Circuit ) circuits, processors and memories executing one or more software or fixed programs, and/or other devices that can provide the above described functionality.
Referring to fig. 10, fig. 10 is a schematic hardware structure of a controller in the eye diagram acquisition system according to an embodiment of the invention, as shown in fig. 10, the controller includes: one or more processors 10, memory 20, and interfaces for connecting the various components, including high-speed interfaces and low-speed interfaces. The various components are communicatively coupled to each other using different buses and may be mounted on a common motherboard or in other manners as desired. The processor may process instructions executing within the computer device, including instructions stored in or on memory to display graphical information of the GUI on an external input/output device, such as a display device coupled to the interface. In some alternative embodiments, multiple processors and/or multiple buses may be used, if desired, along with multiple memories and multiple memories. Also, multiple computer devices may be connected, each providing a portion of the necessary operations (e.g., as a server array, a set of blade servers, or a multiprocessor system). One processor 10 is illustrated in fig. 10.
The processor 10 may be a central processor, a network processor, or a combination thereof. The processor 10 may further include a hardware chip, among others. The hardware chip may be an application specific integrated circuit, a programmable logic device, or a combination thereof. The programmable logic device may be a complex programmable logic device, a field programmable gate array, a general-purpose array logic, or any combination thereof.
Wherein the memory 20 stores instructions executable by the at least one processor 10 to cause the at least one processor 10 to perform a method for implementing the embodiments described above.
The memory 20 may include a storage program area that may store an operating system, at least one application program required for functions, and a storage data area; the storage data area may store data created according to the use of the computer device, etc. In addition, the memory 20 may include high-speed random access memory, and may also include non-transitory memory, such as at least one magnetic disk storage device, flash memory device, or other non-transitory solid-state storage device. In some alternative embodiments, memory 20 may optionally include memory located remotely from processor 10, which may be connected to the controller via a network. Examples of such networks include, but are not limited to, the internet, intranets, local area networks, mobile communication networks, and combinations thereof.
Memory 20 may include volatile memory, such as random access memory; the memory may also include non-volatile memory, such as flash memory, hard disk, or solid state disk; the memory 20 may also comprise a combination of the above types of memories.
The controller further comprises an input device 30 and an output device 40. The processor 10, memory 20, input device 30, and output device 40 may be connected by a bus or other means, for example in fig. 10.
The input device 30 may receive input numeric or character information and generate key signal inputs related to user settings and function control of the computer apparatus, such as a touch screen, a keypad, a mouse, a trackpad, a touchpad, a pointer stick, one or more mouse buttons, a trackball, a joystick, and the like. The output means 40 may include a display device, auxiliary lighting means (e.g., LEDs), tactile feedback means (e.g., vibration motors), and the like. Such display devices include, but are not limited to, liquid crystal displays, light emitting diodes, displays and plasma displays. In some alternative implementations, the display device may be a touch screen.
The embodiments of the present invention also provide a computer readable storage medium, and the method according to the embodiments of the present invention described above may be implemented in hardware, firmware, or as a computer code which may be recorded on a storage medium, or as original stored in a remote storage medium or a non-transitory machine readable storage medium downloaded through a network and to be stored in a local storage medium, so that the method described herein may be stored on such software process on a storage medium using a general purpose computer, a special purpose processor, or programmable or special purpose hardware. The storage medium can be a magnetic disk, an optical disk, a read-only memory, a random access memory, a flash memory, a hard disk, a solid state disk or the like; further, the storage medium may also comprise a combination of memories of the kind described above. It will be appreciated that a computer, processor, microprocessor controller or programmable hardware includes a storage element that can store or receive software or computer code that, when accessed and executed by the computer, processor or hardware, implements the methods illustrated by the above embodiments.
Although embodiments of the present invention have been described in connection with the accompanying drawings, various modifications and variations may be made by those skilled in the art without departing from the spirit and scope of the invention, and such modifications and variations fall within the scope of the invention as defined by the appended claims.

Claims (10)

1. An eye diagram acquisition method, characterized in that the method comprises:
acquiring a scanning period and a voltage amplitude of a target signal, and determining a voltage sampling value corresponding to each scanning period based on the voltage amplitude and a preset eye diagram acquisition precision;
for each scanning period, recording the sampling time when the target signal is equal to the voltage sampling value corresponding to the current scanning period;
and generating an eye pattern corresponding to the target signal based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal.
2. The method according to claim 1, wherein for each scanning period, recording a sampling time at which the target signal is equal to a voltage sampling value corresponding to a current scanning period includes:
determining a scanning start time of a current scanning period based on an edge of the clock signal;
and recording the sampling time when the target signal is equal to the voltage sampling value corresponding to the current scanning period from the scanning starting time until the scanning duration is equal to the scanning period.
3. The method of claim 1, wherein prior to generating an eye pattern corresponding to the target signal based on the voltage sample value and the sample time corresponding to each scan period of the target signal, the method further comprises:
and repeatedly recording a plurality of scanning periods for the voltage sampling value and the sampling time corresponding to each scanning period.
4. A method according to any one of claims 1-3, wherein the generating an eye diagram corresponding to the target signal based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal includes:
constructing a coordinate system by taking the sampling moment as an abscissa and the voltage sampling value as an ordinate;
and determining a target coordinate point in the coordinate system based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal, and drawing the point to generate an eye pattern corresponding to the target signal.
5. An eye pattern acquisition device, the device comprising:
the acquisition module is used for acquiring the scanning period and the voltage amplitude of the target signal and determining a voltage sampling value corresponding to each scanning period based on the voltage amplitude and the preset eye diagram acquisition precision;
the first processing module is used for recording sampling moments when the target signal is equal to the voltage sampling value corresponding to the current scanning period for each scanning period;
and the second processing module is used for generating an eye diagram corresponding to the target signal based on the voltage sampling value and the sampling time corresponding to each scanning period of the target signal.
6. An eye diagram acquisition system, comprising: a controller and a sampling module, wherein,
the controller acquires a scanning period and a voltage amplitude of a target signal, and determines a voltage sampling value corresponding to each scanning period based on the voltage amplitude and a preset eye diagram acquisition precision;
the controller inputs a voltage sampling value corresponding to each scanning period to a first input end of the sampling module according to the scanning period;
the second input end of the sampling module is connected with a target signal, the output end of the sampling module is connected with the signal input end of the controller, and the sampling module feeds back a sampling signal to the controller when the target signal is equal to the voltage sampling value;
the controller generates an eye diagram corresponding to the target signal based on the sampling time when the sampling signal is received and the voltage sampling value input to the first input end of the sampling module.
7. The eye diagram acquisition system of claim 6, further comprising:
the first input end of the scanning control module is connected with a clock signal, the second input end of the scanning control module is connected with a reference signal, and the output end of the scanning control module is connected with the controller;
the scanning control module sends an acquisition instruction to the controller when the clock signal is equal to the reference signal;
and when the controller receives the acquisition instruction, the controller inputs a voltage sampling value corresponding to the current scanning period to the first input end of the sampling module according to the scanning period.
8. The eye diagram collection system of claim 7 wherein,
the sampling module and the scanning control module are voltage comparators.
9. The acquisition system of claim 7, wherein the acquisition system comprises a plurality of sensors,
the voltage value of the reference signal is half of the corresponding voltage amplitude of the clock signal.
10. A computer-readable storage medium having stored thereon computer instructions for causing a computer to perform the eye diagram collection method of any one of claims 1 to 4.
CN202410283742.3A 2024-03-13 2024-03-13 Eye pattern acquisition method, device, system and storage medium Pending CN117871920A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202410283742.3A CN117871920A (en) 2024-03-13 2024-03-13 Eye pattern acquisition method, device, system and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202410283742.3A CN117871920A (en) 2024-03-13 2024-03-13 Eye pattern acquisition method, device, system and storage medium

Publications (1)

Publication Number Publication Date
CN117871920A true CN117871920A (en) 2024-04-12

Family

ID=90585069

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202410283742.3A Pending CN117871920A (en) 2024-03-13 2024-03-13 Eye pattern acquisition method, device, system and storage medium

Country Status (1)

Country Link
CN (1) CN117871920A (en)

Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4322832A (en) * 1979-06-13 1982-03-30 Endress U. Hauser Gmbh U. Co. Method and arrangement for pulse spacing measurement
US4365236A (en) * 1977-05-20 1982-12-21 Nippon Kogaku K.K. Digital display circuit displayable in analog fashion
US4558303A (en) * 1980-09-01 1985-12-10 South Eastern Electricity Board Methods of and apparatus for converting an analogue voltage to a digital representation
US4908622A (en) * 1983-06-20 1990-03-13 Nehezipari Muszaki Egyetem Process and circuit for sampling according to instantaneous signal value, independent from the frequency range of the signal to be recorded
US5506635A (en) * 1992-09-15 1996-04-09 Siemens Aktiengesellschaft Scanning method for jittered signals
DE19649525A1 (en) * 1996-11-29 1998-06-04 Hermann Electronic Gmbh Method for data reduced signal sampling, storing and representing of analog electric input signal
JPH1138338A (en) * 1997-07-18 1999-02-12 Olympus Optical Co Ltd Sampling signal generator and scanning optical microscope
US20040078158A1 (en) * 2002-10-22 2004-04-22 Macdonald Willard Efficient sampling of digital waveforms for eye diagram analysis
US6753677B1 (en) * 2003-02-28 2004-06-22 Agilent Technologies, Inc. Trigger jitter reduction for an internally triggered real time digital oscilloscope
US6880099B1 (en) * 2001-03-30 2005-04-12 National Semiconductor Corporation Method and apparatus not requiring a clock signal for sampling an input signal
EP2533423A1 (en) * 2011-06-06 2012-12-12 Thales Italia S.p.A. Method for detecting with a high temporal accuracy a threshold crossing instant by a signal
CN107710624A (en) * 2015-09-25 2018-02-16 谷歌有限责任公司 Increase sampling in nonuniform sampling analog-digital converter
CN109116302A (en) * 2018-08-29 2019-01-01 四川中电昆辰科技有限公司 A kind of arrival time detection method, device and positioning device
CN109444559A (en) * 2018-10-26 2019-03-08 苏州瑞迈斯医疗科技有限公司 The method of sampling, method for reconstructing and the device of pulse signal
US20190128962A1 (en) * 2017-10-31 2019-05-02 Shanghai Zhaoxin Semiconductor Co., Ltd. Eye pattern generator
CN110208589A (en) * 2019-05-08 2019-09-06 深圳市鼎阳科技有限公司 A kind of measuring method for waveform and measuring device, digital oscilloscope of time-domain signal
CN110739971A (en) * 2019-11-21 2020-01-31 珠海艾派克微电子有限公司 Determination method, device, equipment and medium of ADC sampling point sampling voltage
CN115166346A (en) * 2022-08-11 2022-10-11 张建宏 Method for digital precision voltage measurement and waveform sampling
CN115932782A (en) * 2022-11-29 2023-04-07 深圳市速腾聚创科技有限公司 Signal processing method and device of laser radar, storage medium and electronic equipment
CN116401524A (en) * 2023-01-16 2023-07-07 普源精电科技股份有限公司 Eye pattern analysis method and device
WO2023184936A1 (en) * 2022-04-01 2023-10-05 普源精电科技股份有限公司 Abnormal waveform capturing method and apparatus, electronic device and storage medium
WO2023226306A1 (en) * 2022-05-26 2023-11-30 合肥锐世数字科技有限公司 Digital pet signal sampling method and apparatus, device, and storage medium

Patent Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4365236A (en) * 1977-05-20 1982-12-21 Nippon Kogaku K.K. Digital display circuit displayable in analog fashion
US4322832A (en) * 1979-06-13 1982-03-30 Endress U. Hauser Gmbh U. Co. Method and arrangement for pulse spacing measurement
US4558303A (en) * 1980-09-01 1985-12-10 South Eastern Electricity Board Methods of and apparatus for converting an analogue voltage to a digital representation
US4908622A (en) * 1983-06-20 1990-03-13 Nehezipari Muszaki Egyetem Process and circuit for sampling according to instantaneous signal value, independent from the frequency range of the signal to be recorded
US5506635A (en) * 1992-09-15 1996-04-09 Siemens Aktiengesellschaft Scanning method for jittered signals
DE19649525A1 (en) * 1996-11-29 1998-06-04 Hermann Electronic Gmbh Method for data reduced signal sampling, storing and representing of analog electric input signal
JPH1138338A (en) * 1997-07-18 1999-02-12 Olympus Optical Co Ltd Sampling signal generator and scanning optical microscope
US6880099B1 (en) * 2001-03-30 2005-04-12 National Semiconductor Corporation Method and apparatus not requiring a clock signal for sampling an input signal
US20040078158A1 (en) * 2002-10-22 2004-04-22 Macdonald Willard Efficient sampling of digital waveforms for eye diagram analysis
US6753677B1 (en) * 2003-02-28 2004-06-22 Agilent Technologies, Inc. Trigger jitter reduction for an internally triggered real time digital oscilloscope
EP2533423A1 (en) * 2011-06-06 2012-12-12 Thales Italia S.p.A. Method for detecting with a high temporal accuracy a threshold crossing instant by a signal
CN107710624A (en) * 2015-09-25 2018-02-16 谷歌有限责任公司 Increase sampling in nonuniform sampling analog-digital converter
US20190128962A1 (en) * 2017-10-31 2019-05-02 Shanghai Zhaoxin Semiconductor Co., Ltd. Eye pattern generator
CN109116302A (en) * 2018-08-29 2019-01-01 四川中电昆辰科技有限公司 A kind of arrival time detection method, device and positioning device
CN109444559A (en) * 2018-10-26 2019-03-08 苏州瑞迈斯医疗科技有限公司 The method of sampling, method for reconstructing and the device of pulse signal
CN110208589A (en) * 2019-05-08 2019-09-06 深圳市鼎阳科技有限公司 A kind of measuring method for waveform and measuring device, digital oscilloscope of time-domain signal
CN110739971A (en) * 2019-11-21 2020-01-31 珠海艾派克微电子有限公司 Determination method, device, equipment and medium of ADC sampling point sampling voltage
WO2023184936A1 (en) * 2022-04-01 2023-10-05 普源精电科技股份有限公司 Abnormal waveform capturing method and apparatus, electronic device and storage medium
WO2023226306A1 (en) * 2022-05-26 2023-11-30 合肥锐世数字科技有限公司 Digital pet signal sampling method and apparatus, device, and storage medium
CN115166346A (en) * 2022-08-11 2022-10-11 张建宏 Method for digital precision voltage measurement and waveform sampling
CN115932782A (en) * 2022-11-29 2023-04-07 深圳市速腾聚创科技有限公司 Signal processing method and device of laser radar, storage medium and electronic equipment
CN116401524A (en) * 2023-01-16 2023-07-07 普源精电科技股份有限公司 Eye pattern analysis method and device

Similar Documents

Publication Publication Date Title
US7478011B2 (en) Method and system for measuring signal characteristics of data signals transmitted between integrated circuit chips
CN103995164B (en) The digital measuring instruments triggered by signal mode
JP5389357B2 (en) Time measurement using a phase-shifted periodic waveform
US8996928B2 (en) Devices for indicating a physical layer error
WO2006091810A2 (en) Measuring components of jitter
US20220334180A1 (en) Real-equivalent-time flash array digitizer oscilloscope architecture
JP5577035B2 (en) Locally ordered strobing
CN109444559A (en) The method of sampling, method for reconstructing and the device of pulse signal
CN113438061A (en) Measuring and calculating method for statistical eye pattern, eye pattern analysis device and storage medium
CN104833850A (en) Weak signal detection method of weak signal detection device based on Duffing chaotic system
EP3220550A1 (en) Method and apparatus for analyzing a transmission signal
CN117871920A (en) Eye pattern acquisition method, device, system and storage medium
Cantoni et al. Characterization of a flip-flop metastability measurement method
US6856924B2 (en) Mixer-based timebase for sampling multiple input signal references asynchronous to each other
CN107621570A (en) A kind of digital frequency meter
CN116415545A (en) Simulation verification method, system, equipment and medium for chip signal module
CN107678333B (en) Step length time correction method and device based on equivalent time sequence sampling
Zhi-yu Realization of the motor data acquisition and analyzation system based on the producer/consumer model of LabVIEW
CN213637693U (en) Clock self-testing FPGA
CN111707922B (en) System and method for testing pulse-triggered deep energy level transient spectrum
CN103675380A (en) An oscilloscope with a periodic trigger function
JP2012083342A (en) Measuring apparatus, measuring method, testing device and program
CN110806501A (en) Waveform measuring method
JP2013178240A (en) Jitter measuring trigger generator, jitter measuring apparatus using the same, jitter measuring trigger generation method, and jitter measurement method
CN102175902B (en) Digital waveform processing system and method for oscilloscope

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination