CN110718536B - Packaging structure - Google Patents
Packaging structure Download PDFInfo
- Publication number
- CN110718536B CN110718536B CN201910681730.5A CN201910681730A CN110718536B CN 110718536 B CN110718536 B CN 110718536B CN 201910681730 A CN201910681730 A CN 201910681730A CN 110718536 B CN110718536 B CN 110718536B
- Authority
- CN
- China
- Prior art keywords
- shielding layer
- layer
- semiconductor chip
- shielding
- functional surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004806 packaging method and process Methods 0.000 title claims abstract description 49
- 239000004065 semiconductor Substances 0.000 claims abstract description 183
- 229920003023 plastic Polymers 0.000 claims abstract description 39
- 239000004033 plastic Substances 0.000 claims abstract description 39
- 238000000034 method Methods 0.000 claims description 68
- 230000008569 process Effects 0.000 claims description 61
- 239000000463 material Substances 0.000 claims description 55
- 238000002955 isolation Methods 0.000 claims description 42
- 230000005684 electric field Effects 0.000 claims description 34
- 230000002093 peripheral effect Effects 0.000 claims description 24
- 229910000679 solder Inorganic materials 0.000 claims description 23
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 14
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 13
- 229910052802 copper Inorganic materials 0.000 claims description 13
- 239000010949 copper Substances 0.000 claims description 13
- 238000007650 screen-printing Methods 0.000 claims description 13
- 238000005530 etching Methods 0.000 claims description 12
- 229910052782 aluminium Inorganic materials 0.000 claims description 11
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 11
- 238000004544 sputter deposition Methods 0.000 claims description 11
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 11
- 229910052721 tungsten Inorganic materials 0.000 claims description 11
- 239000010937 tungsten Substances 0.000 claims description 11
- -1 CoFeTa Inorganic materials 0.000 claims description 10
- 229910045601 alloy Inorganic materials 0.000 claims description 8
- 239000000956 alloy Substances 0.000 claims description 8
- 239000007769 metal material Substances 0.000 claims description 8
- 229910003321 CoFe Inorganic materials 0.000 claims description 5
- 229910019236 CoFeB Inorganic materials 0.000 claims description 5
- 229910018979 CoPt Inorganic materials 0.000 claims description 5
- 229910001030 Iron–nickel alloy Inorganic materials 0.000 claims description 5
- 238000007747 plating Methods 0.000 claims description 5
- 229910052759 nickel Inorganic materials 0.000 claims description 4
- 229910052742 iron Inorganic materials 0.000 claims description 3
- 238000005520 cutting process Methods 0.000 claims description 2
- 230000000694 effects Effects 0.000 abstract description 19
- 239000010410 layer Substances 0.000 description 506
- 239000003292 glue Substances 0.000 description 13
- 238000004519 manufacturing process Methods 0.000 description 11
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 238000000465 moulding Methods 0.000 description 8
- 239000012790 adhesive layer Substances 0.000 description 7
- 238000007789 sealing Methods 0.000 description 7
- PXHVJJICTQNCMI-UHFFFAOYSA-N nickel Substances [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 6
- 239000000853 adhesive Substances 0.000 description 5
- 230000001070 adhesive effect Effects 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 5
- 230000008878 coupling Effects 0.000 description 4
- 238000010168 coupling process Methods 0.000 description 4
- 238000005859 coupling reaction Methods 0.000 description 4
- 238000009713 electroplating Methods 0.000 description 4
- 239000011229 interlayer Substances 0.000 description 4
- 230000005855 radiation Effects 0.000 description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 238000003848 UV Light-Curing Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 229920005989 resin Polymers 0.000 description 3
- 239000011347 resin Substances 0.000 description 3
- 239000002356 single layer Substances 0.000 description 3
- 239000011135 tin Substances 0.000 description 3
- 229910052718 tin Inorganic materials 0.000 description 3
- 229910000531 Co alloy Inorganic materials 0.000 description 2
- 229910000640 Fe alloy Inorganic materials 0.000 description 2
- 229910000990 Ni alloy Inorganic materials 0.000 description 2
- 239000004698 Polyethylene Substances 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- NTSDHVIXFWZYSM-UHFFFAOYSA-N [Ag].[Sb].[Sn] Chemical compound [Ag].[Sb].[Sn] NTSDHVIXFWZYSM-UHFFFAOYSA-N 0.000 description 2
- QCEUXSAXTBNJGO-UHFFFAOYSA-N [Ag].[Sn] Chemical compound [Ag].[Sn] QCEUXSAXTBNJGO-UHFFFAOYSA-N 0.000 description 2
- PQIJHIWFHSVPMH-UHFFFAOYSA-N [Cu].[Ag].[Sn] Chemical compound [Cu].[Ag].[Sn] PQIJHIWFHSVPMH-UHFFFAOYSA-N 0.000 description 2
- PSMFTUMUGZHOOU-UHFFFAOYSA-N [In].[Sn].[Bi] Chemical compound [In].[Sn].[Bi] PSMFTUMUGZHOOU-UHFFFAOYSA-N 0.000 description 2
- HRPKYGWRFPOASX-UHFFFAOYSA-N [Zn].[Ag].[Sn] Chemical compound [Zn].[Ag].[Sn] HRPKYGWRFPOASX-UHFFFAOYSA-N 0.000 description 2
- WGCXSIWGFOQDEG-UHFFFAOYSA-N [Zn].[Sn].[In] Chemical compound [Zn].[Sn].[In] WGCXSIWGFOQDEG-UHFFFAOYSA-N 0.000 description 2
- 238000000277 atomic layer chemical vapour deposition Methods 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- KUNSUQLRTQLHQQ-UHFFFAOYSA-N copper tin Chemical compound [Cu].[Sn] KUNSUQLRTQLHQQ-UHFFFAOYSA-N 0.000 description 2
- 238000004132 cross linking Methods 0.000 description 2
- 238000005034 decoration Methods 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- JVPLOXQKFGYFMN-UHFFFAOYSA-N gold tin Chemical compound [Sn].[Au] JVPLOXQKFGYFMN-UHFFFAOYSA-N 0.000 description 2
- 238000001746 injection moulding Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- LQBJWKCYZGMFEV-UHFFFAOYSA-N lead tin Chemical compound [Sn].[Pb] LQBJWKCYZGMFEV-UHFFFAOYSA-N 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 229920002577 polybenzoxazole Polymers 0.000 description 2
- 229920000573 polyethylene Polymers 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 229920000098 polyolefin Polymers 0.000 description 2
- 229920002635 polyurethane Polymers 0.000 description 2
- 239000004814 polyurethane Substances 0.000 description 2
- 238000011160 research Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 229910000969 tin-silver-copper Inorganic materials 0.000 description 2
- 238000001721 transfer moulding Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 239000004952 Polyamide Substances 0.000 description 1
- 239000004695 Polyether sulfone Substances 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 239000004743 Polypropylene Substances 0.000 description 1
- 239000004372 Polyvinyl alcohol Substances 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 238000010923 batch production Methods 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 239000005388 borosilicate glass Substances 0.000 description 1
- 230000001680 brushing effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 150000001768 cations Chemical class 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 238000005253 cladding Methods 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 229920006335 epoxy glue Polymers 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000005038 ethylene vinyl acetate Substances 0.000 description 1
- 230000009969 flowable effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000015654 memory Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000000178 monomer Substances 0.000 description 1
- 239000005360 phosphosilicate glass Substances 0.000 description 1
- 239000003504 photosensitizing agent Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920001200 poly(ethylene-vinyl acetate) Polymers 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 229920001707 polybutylene terephthalate Polymers 0.000 description 1
- 229920000515 polycarbonate Polymers 0.000 description 1
- 239000004417 polycarbonate Substances 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920006393 polyether sulfone Polymers 0.000 description 1
- 229920000139 polyethylene terephthalate Polymers 0.000 description 1
- 239000005020 polyethylene terephthalate Substances 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 238000006116 polymerization reaction Methods 0.000 description 1
- 229920001155 polypropylene Polymers 0.000 description 1
- 229920002451 polyvinyl alcohol Polymers 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 238000005096 rolling process Methods 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
A packaging structure is provided, wherein a plastic packaging layer is provided with a plurality of semiconductor chips and electronic elements which are not required to be shielded and are positioned on one side of each semiconductor chip; the semiconductor chip comprises a semiconductor chip and a plastic package layer, wherein the semiconductor chip is arranged on the side wall of the semiconductor chip, the first shielding layer is arranged between the semiconductor chip and the plastic package layer, the first shielding layer covers the non-functional surface and the side wall surface of the semiconductor chip, the surface of the first shielding layer is in an ellipsoid shape, and the second shielding layer is arranged between the first shielding layer and the plastic package layer and completely covers the surface of the non-functional surface and the first shielding layer on the side wall of the semiconductor chip. The first shielding layer on the ellipsoidal surface can uniformly and completely cover the non-functional surface and the side wall surface of the semiconductor chip, and when the second shielding layer is formed on the ellipsoidal surface of the first shielding layer, the second shielding layer cannot have the problems of non-uniform thickness and poor edge coverage, so that the whole shielding layer formed by the first shielding layer and the second shielding layer is complete, and the shielding effect is improved.
Description
Technical Field
The invention relates to the field of semiconductor manufacturing, in particular to a packaging structure with electromagnetic shielding.
Background
The rapid development of new generation electronic products pushes the integrated circuit package to develop towards high density, high frequency, miniaturization and high integration, and the high frequency chip often generates strong electromagnetic waves to cause undesirable interference or noise inside and outside the package and the chip; in addition, the density of electronic components is increasing, and the distance of transmission lines is becoming closer, so that the problem of electromagnetic interference from inside and outside the integrated circuit package is becoming more serious, and the quality, the service life and the like of the integrated circuit are also being reduced.
In electronic devices and products, Electromagnetic Interference (Electromagnetic Interference) energy is transmitted by conductive coupling and radiative coupling. In order to meet the requirement of electromagnetic compatibility, a filtering technology is required to be adopted for conductive coupling, namely an EMI filtering device is adopted for inhibiting; the radiation coupling is suppressed by shielding. The importance of the method is more prominent under the condition that the electromagnetic environment of equipment and a system is increasingly deteriorated due to the factors that the current electromagnetic spectrum is increasingly dense, the electromagnetic power density in a unit volume is sharply increased, a large number of high-level devices or low-level devices are mixed for use and the like.
An existing electromagnetic shielding solution is mainly to provide a magnetic field shielding layer on a semiconductor package structure for shielding electromagnetic interference between chips, but the effect of the existing electromagnetic shielding still needs to be improved.
Disclosure of Invention
The technical problem to be solved by the invention is how to improve the electromagnetic shielding effect of the existing packaging structure.
The invention provides a packaging structure, which is characterized by comprising:
the pre-packaged panel comprises a plastic packaging layer, wherein the plastic packaging layer is provided with a plurality of semiconductor chips and electronic elements which are located on one side of each semiconductor chip and do not need shielding, each semiconductor chip comprises a functional surface and a non-functional surface opposite to the functional surface, the functional surface is provided with a plurality of first bonding pads, the surface of the electronic elements which do not need shielding is provided with a plurality of second bonding pads, and the first bonding pads and the second bonding pads are exposed by the plastic packaging layer;
the first shielding layer and the second shielding layer are positioned between the semiconductor chip and the plastic packaging layer, the first shielding layer covers the surface of the non-functional surface and the surface of the side wall of the semiconductor chip, the surface of the first shielding layer is in an ellipsoid shape, and the second shielding layer is positioned between the first shielding layer and the plastic packaging layer and completely covers the surface of the non-functional surface and the surface of the first shielding layer on the side wall of the semiconductor chip;
a first external contact structure on the back of the pre-cover plate and connected with the first bonding pad;
and a second external contact structure connected to the second pad on the back surface of the pre-cover plate.
Optionally, the first shielding layer is directly formed on the non-functional surface and the sidewall surface of the semiconductor chip through a dispensing process or a screen printing process; the second shielding layer is formed by sputtering, a selective plating process, a dispensing process or a screen printing process.
Optionally, the first shielding layer is made of solder or conductive silver paste, and the second shielding layer is made of copper, tungsten, aluminum, solder or conductive silver paste.
Optionally, the method further includes: forming an intermediate material layer on the surface of the non-functional surface and the side wall of the semiconductor chip, wherein the intermediate material layer has an ellipsoidal surface; and forming a first shielding layer on the surface of the intermediate material layer, wherein the first shielding layer also has an ellipsoidal surface.
Optionally, the first shielding layer is a magnetic field shielding layer, and the second shielding layer is an electric field shielding layer; or the first shielding layer is an electric field shielding layer, and the second shielding layer is a magnetic field shielding layer.
Optionally, the electric field shielding layer is made of copper, tungsten, or aluminum; the magnetic field shielding layer is made of CoFeB alloy, CoFeTa, NiFe, Co, CoFe, CoPt or Ni, Co and Fe alloy.
Optionally, the functional surface of the semiconductor chip is further provided with a bottom shielding layer, the bottom shielding layer covers the whole functional surface of the semiconductor chip, the peripheral edge of the bottom shielding layer is flush with the peripheral side wall of the semiconductor chip, the plurality of first bonding pads penetrate through the bottom shielding layer, and the first bonding pads are isolated from the bottom shielding layer through an isolation layer; the first shielding layer is connected with the peripheral edge of the bottom shielding layer.
Optionally, the first external contact structure includes a rewiring layer located on the back surface of the pre-cover plate and connected to the first pad, and an external contact located on the rewiring layer and connected to the rewiring layer.
Optionally, an insulating layer is disposed on the back surface of the pre-sealing panel, the insulating layer has a first opening exposing the surface of the first pad and a second opening exposing the surface of the second pad, the rewiring layer is disposed in the first opening and on a portion of the surface of the insulating layer, and the external contact is disposed on the surface of the rewiring layer outside the first opening; the second contact structure is located in the second opening.
Optionally, the method further includes: and a conductive contact structure in the insulating layer electrically connecting the first shield layer with a portion of the rewiring layer.
The invention also provides an independent packaging structure formed by dividing the packaging structure, which comprises: the semiconductor chip comprises a functional surface and a non-functional surface opposite to the functional surface, the functional surface is provided with a plurality of first bonding pads, the surface of the electronic element which does not need to be shielded is provided with a plurality of second bonding pads, and the first bonding pads and the second bonding pads are exposed out of the plastic packaging layer; the first shielding layer and the second shielding layer are positioned between the semiconductor chip and the plastic packaging layer, the first shielding layer covers the surface of the non-functional surface and the surface of the side wall of the semiconductor chip, the surface of the first shielding layer is in an ellipsoid shape, and the second shielding layer is positioned between the first shielding layer and the plastic packaging layer and completely covers the surface of the non-functional surface and the surface of the first shielding layer on the side wall of the semiconductor chip;
the first external contact structure is positioned on the back surface of the plastic packaging layer and connected with the first bonding pad;
and a second external contact structure located on the back surface of the plastic packaging layer and connected with the second bonding pad.
Compared with the prior art, the technical scheme of the invention has the following advantages:
according to the packaging structure, the plastic packaging layer is provided with a plurality of semiconductor chips and electronic elements which are located on one side of each semiconductor chip and do not need shielding; the semiconductor chip comprises a semiconductor chip and a plastic package layer, wherein the semiconductor chip is arranged on the side wall of the semiconductor chip, the first shielding layer is arranged between the semiconductor chip and the plastic package layer, the first shielding layer covers the non-functional surface and the side wall surface of the semiconductor chip, the surface of the first shielding layer is in an ellipsoid shape, and the second shielding layer is arranged between the first shielding layer and the plastic package layer and completely covers the surface of the non-functional surface and the first shielding layer on the side wall of the semiconductor chip. The first shielding layer on the ellipsoidal surface can uniformly and completely cover the non-functional surface and the side wall surface of the semiconductor chip, and when the second shielding layer is formed on the ellipsoidal surface of the first shielding layer, the second shielding layer cannot have the problems of non-uniform thickness and poor edge coverage, so that the whole shielding layer formed by the first shielding layer and the second shielding layer is complete, and the shielding effect is improved. In addition, the invention realizes the integrated packaging of the semiconductor chip and the electronic element without shielding, and improves the performance of the packaging structure.
Further, forming an intermediate material layer on the surface of the non-functional surface and the sidewall of the semiconductor chip, wherein the intermediate material layer has an ellipsoidal surface; and forming a first shielding layer on the surface of the intermediate material layer, wherein the first shielding layer also has an ellipsoidal surface. Through forming the intermediate level that has ellipsoid form surface, can form the first shielding layer that has different materials through multiple technology on the intermediate level, the first shielding layer that forms also has the surface of ellipsoid type to when forming the first shielding layer on the surface of the ellipsoid form of intermediate material layer, first shielding layer can not receive the influence of closed angle or precipitous lateral wall, makes the uneven and poor problem of edge coverage of thickness can not appear in forming first shielding layer, thereby has improved the integrality of shielding layer.
Further, the first shielding layer is a magnetic field shielding layer, and the formed second shielding layer is an electric field shielding layer; or first shielding layer is electric field shielding layer, then the second shielding layer that forms is magnetic field shielding layer, through first shielding layer and the second shielding layer that forms aforementioned structure for first shielding layer and second shielding layer shield to electric field or magnetic field respectively, thereby improved the shielding effect of shielding layer, and the second shielding layer can cover the place that thickness is inhomogeneous and edge cover is not good in the first shielding layer to make the whole shielding layer that first shielding layer and second shielding layer both constitute complete, further improved the effect of shielding.
Furthermore, after the first external contact structure and the second external contact structure are formed, the pre-sealing panel is cut to form a plurality of separated packaging structures, so that batch manufacturing of the packaging structures with the first shielding layer and the second shielding layer is realized, and production efficiency is improved.
Furthermore, a bottom shielding layer is further arranged on the functional surface of the semiconductor chip and covers the whole functional surface of the semiconductor chip, the peripheral edge of the bottom shielding layer is flush with the peripheral side wall of the semiconductor chip, a plurality of first bonding pads penetrate through the bottom shielding layer, and the first bonding pads are isolated from the bottom shielding layer through an isolation layer; when the first shielding layer is formed, the first shielding layer is connected with the peripheral edge of the bottom shielding layer. That is, in this embodiment, after the first shielding layer is formed, the second shielding layer is formed on the first shielding layer, so that the second shielding layer can cover the place with uneven thickness and poor edge coverage in the first shielding layer, so that the whole shielding layer formed by the first shielding layer and the second shielding layer is complete, the shielding effect is improved, and because the bottom shielding layer is further provided on the functional surface of the semiconductor chip, when the first shielding layer is formed, the first shielding layer is connected with the peripheral edge of the bottom shielding layer, so that the semiconductor chip in the package structure is completely or omnidirectionally covered by the bottom shielding layer and the first shielding layer, and therefore the electric field and the magnetic field cannot enter the package structure through the bottom of the package structure to bring electromagnetic interference to the semiconductor chip, thereby realizing the omnidirectional electromagnetic shielding of the semiconductor chip, the electromagnetic shielding effect is further improved.
Drawings
Fig. 1-13 are schematic structural diagrams illustrating a process of forming a package structure according to a first embodiment of the invention;
fig. 14-19 are schematic structural views illustrating a process of forming a package structure according to a second embodiment of the invention.
Detailed Description
As mentioned in the background, the effectiveness of the conventional electromagnetic shielding is still to be improved.
Research finds that the existing magnetic field shielding layer is generally formed through a sputtering process, and because the thickness of the semiconductor packaging structure is generally thick and the semiconductor packaging structure is generally rectangular, the semiconductor packaging structure is provided with a plurality of top angles and has steep side walls, when the magnetic field shielding layer covering the semiconductor packaging structure is formed through the sputtering process, the thickness of the formed magnetic field shielding layer is easily uneven, and the edge of the semiconductor packaging structure can have an uncovered condition, so that the shielding effect of the magnetic field shielding layer is difficult to guarantee.
The invention provides a packaging structure and a forming method thereof, wherein the forming method comprises the steps of bonding functional surfaces of a plurality of semiconductor chips on a carrier plate, and then forming a first shielding layer for coating the surfaces of non-functional surfaces and side walls of the semiconductor chips, wherein the surface of the first shielding layer is in an ellipsoid shape; correspondingly adhering the electronic element without shielding on the carrier plate at one side of each semiconductor chip, wherein the surface of the electronic element without shielding, which is provided with the second bonding pad, is opposite to the adhering surface of the carrier plate; forming a plastic packaging layer covering the second shielding layer, the electronic element without shielding and the carrier plate; peeling the carrier plate to form a pre-sealing panel, wherein a first bonding pad on a functional surface of the semiconductor chip and a second bonding pad of the electronic element which does not need shielding are exposed from the back surface of the pre-sealing panel; and forming a first external contact structure connected with the first bonding pad and a second external contact structure connected with the second bonding pad on the back surface of the pre-cover plate. The first shielding layer that has the ellipsoid surface that forms not only first shielding layer itself can be even and complete cover semiconductor chip's non-functional face and lateral wall surface to when the ellipsoid surface of first shielding layer formed the second shielding layer, the problem that thickness is inhomogeneous and the edge covers is not good can not appear in the second shielding layer, thereby makes the whole shielding layer that first shielding layer and the second shielding layer that forms both complete, has improved shielded effect.
In order to make the aforementioned objects, features and advantages of the present invention comprehensible, embodiments accompanied with figures are described in detail below. In describing the embodiments of the present invention in detail, the drawings are not to be considered as being enlarged partially in accordance with the general scale, and the drawings are only examples, which should not be construed as limiting the scope of the present invention. In addition, the three-dimensional dimensions of length, width and depth should be included in the actual fabrication.
Fig. 1-13 are schematic structural views illustrating a process of forming a package structure according to a first embodiment of the invention.
Referring to fig. 1 to 3, fig. 2 is a schematic cross-sectional view along a cutting line AB in fig. 1, a plurality of semiconductor chips 101 are provided, each semiconductor chip 101 includes a functional surface and a non-functional surface opposite to the functional surface, and the functional surface has a plurality of first pads 102 thereon.
An integrated circuit (not shown) is formed in the functional surface of the semiconductor chip 101, the functional surface of the semiconductor chip 101 has a plurality of first pads 102, the first pads 102 are electrically connected to the integrated circuit in the semiconductor chip 101, and the first pads 102 serve as ports for electrically connecting the integrated circuit in the semiconductor chip 101 to the outside.
The functional surface of the semiconductor chip 101 is a surface for forming an integrated circuit, the non-functional surface is a surface facing the functional surface, and the peripheral surface between the functional surface and the non-functional surface is a sidewall of the semiconductor chip 101.
The semiconductor chip 101 is formed by a semiconductor integrated manufacturing process, specifically referring to fig. 1 and 2, a wafer 100 is provided, and the wafer 100 includes a plurality of chip regions arranged in rows and columns and scribe line regions located between the chip regions; correspondingly forming a plurality of semiconductor chips 101 in a plurality of chip areas of the wafer 100, and forming a plurality of first bonding pads 102 on the functional surface of the semiconductor chips 101; referring to fig. 3, after forming a plurality of first bonding pads, the wafer 100 is diced along dicing streets to form a plurality of discrete semiconductor chips 101.
In one embodiment, the material of the wafer 100 may be single crystal silicon (Si), single crystal germanium (Ge), or silicon germanium (GeSi), silicon carbide (SiC); or silicon-on-insulator (SOI), germanium-on-insulator (GOI); or may be other materials such as group iii-v compounds such as gallium arsenide.
In an embodiment, the integrated circuit in the semiconductor chip 101 may include several semiconductor devices (such as transistors, memories, diodes and/or transistors, etc.) and an interconnection structure (including metal lines and metal plugs) for connecting the semiconductor devices.
In this embodiment, the semiconductor chip 101 is a semiconductor chip that needs to be electromagnetically shielded.
Referring to fig. 4, a carrier 201 is provided; the functional surfaces of the semiconductor chips 101 are bonded to a carrier 201.
The carrier 201 serves as a support platform for a subsequent process, the carrier 201 may be a glass carrier, a silicon carrier or a metal carrier, and the carrier 201 may also be a carrier made of other suitable materials.
The semiconductor chip 101 is bonded to the surface of the carrier 201 through an adhesive layer, and the functional surface (or the first pad 102) of the semiconductor chip 101 faces the adhesive surface of the carrier 201.
The adhesive layer may be made of various materials, and in one embodiment, the adhesive layer is made of a UV glue. UV glue is a glue material that reacts to ultraviolet radiation of a particular wavelength. The UV adhesive can be divided into two types according to the change of viscosity after ultraviolet irradiation, wherein one type is a UV curing adhesive, namely, a photoinitiator or a photosensitizer in the material generates active free radicals or cations after absorbing ultraviolet light under the irradiation of ultraviolet light, and initiates the chemical reaction of monomer polymerization, crosslinking and grafting, so that the UV curing adhesive is converted from a liquid state to a solid state within several seconds, and the surface of an object contacted with the UV curing adhesive is bonded; another type of UV glue is highly viscous in the absence of UV radiation, and the cross-linking chemical bonds within the material are broken after UV radiation, resulting in a substantial decrease or loss of viscosity. The latter is the UV glue used for the adhesive layer. The adhesive layer may be formed by a film attaching process, a glue printing process, or a glue rolling process.
In other embodiments, the material of the bonding layer may also be epoxy glue, polyimide glue, polyethylene glue, benzocyclobutene glue or polybenzoxazole glue.
The semiconductor chips 101 are uniformly bonded to the carrier 201 in a row-column arrangement.
With continued reference to fig. 4, a non-shielding electronic component 401 is provided, the surface of the non-shielding electronic component 401 having a plurality of second pads 402; the electronic component 401 without shielding is correspondingly adhered to the carrier board 201 on one side of each semiconductor chip 101, and the surface of the electronic component 401 without shielding, which has the second pad 402, is opposite to the adhesion surface of the carrier board 201.
The electronic component 401 without shielding is an electronic component without electromagnetic shielding, the electronic component 401 without shielding may be a heterogeneous chip or a passive component, the heterogeneous chip may be a chip different from the semiconductor chip 101 in function or type, and the passive component may be a capacitor or an inductor.
Signals generated in the electronic component 401 not requiring shielding or external signals are input and output through the second pad 402.
The electronic component 401 without shielding is correspondingly bonded to the carrier 201 on one side of each semiconductor chip 101, and after the pre-cover plate is subsequently divided, each semiconductor chip and the corresponding electronic component 401 without shielding are packaged in the same independent packaging structure.
The electronic component 401 that does not need to be shielded may be bonded to the carrier board with the semiconductor chip 101 through the same adhesive layer.
Referring to fig. 5, a first shielding layer 103 is formed to cover the non-functional surface and the sidewall surface of the semiconductor chip 101.
In this embodiment, the first shielding layer 103 is directly formed on the non-functional surface and the sidewall surface of the semiconductor chip 101 through a dispensing process or a screen printing process, the first shielding layer is not formed on the carrier at two sides of the semiconductor chip 101, and the formed first shielding layer 103 can uniformly and completely cover the non-functional surface and the sidewall surface of the semiconductor chip. The material of the first shielding layer 103 may be solder or conductive silver paste, and the solder or the conductive silver paste is dispensed on the surface of the non-functional surface and the sidewall of the semiconductor chip 101 by a dispensing process to form the first shielding layer 103 with an ellipsoidal surface. A solder layer is formed on the nonfunctional surface and the sidewall surface of the semiconductor chip 101 by a screen printing process, and a reflow process is performed to form the first shielding layer 103 having an ellipsoidal surface. The solder is one or more of tin, tin-silver, tin-lead, tin-silver-copper, tin-silver-zinc, tin-bismuth-indium, tin-gold, tin-copper, tin-zinc-indium or tin-silver-antimony.
The surface of the first shielding layer 103 is ellipsoidal, which means that the surface of the first shielding layer 103 has no sharp corner, the surface of the first shielding layer 103 is arc-shaped, the formed first shielding layer 103 with the ellipsoidal surface can not only uniformly and completely cover the first shielding layer 103 itself but also cover the non-functional surface and the side wall surface of the semiconductor chip 101, and subsequently, when the ellipsoidal surface of the first shielding layer 103 forms the second shielding layer, the problems of non-uniform thickness and poor edge coverage can not occur in the second shielding layer, so that the whole shielding layers formed by the first shielding layer 103 and the subsequently formed second shielding layer are complete, and the shielding effect is improved.
In this embodiment, the first shielding layer 103 is formed as a shielding layer for an electric field and a magnetic field, the first shielding layer 103 is used for shielding the electric field and the magnetic field, the second shielding layer formed subsequently is also formed as a shielding layer for the electric field and the magnetic field, and the second shielding layer is used for shielding the electric field and the magnetic field.
Research shows that the existing shielding layer needs to shield both an electric field and a magnetic field, while the existing single-layer shielding layer made of a specific material or multiple layers of shielding layers made of the same material or similar materials only have a good shielding effect on the electric field, but have a relatively weak shielding effect on the magnetic field, thereby affecting the shielding effect of the shielding layer. Thus, in other embodiments, the first shielding layer 103 is a magnetic field shielding layer for shielding a magnetic field, and the second shielding layer formed subsequently is an electric field shielding layer for shielding an electric field; or the first shielding layer is an electric field shielding layer, the first shielding layer is used for shielding an electric field, the second shielding layer is a magnetic field shielding layer, the second shielding layer is used for shielding a magnetic field, and the first shielding layer and the second shielding layer are respectively shielded against the electric field or the magnetic field by forming the first shielding layer and the second shielding layer of the structure, so that the shielding effect of the shielding layer is improved. When the first shielding layer 103 is an electric field shielding layer, the material of the first shielding layer 103 (electric field shielding layer) is copper, tungsten, or aluminum; when the first shielding layer 103 is a magnetic field shielding layer, the material of the first shielding layer 103 (magnetic field shielding layer) is CoFeB alloy, CoFeTa, NiFe, Co, CoFe, CoPt, or an alloy of Ni, Co, and Fe. The first shielding layer 103 may be formed by sputtering, physical vapor deposition, atomic layer deposition, or chemical vapor deposition, or other suitable processes.
In another embodiment, referring to fig. 6, an intermediate material layer 116 is formed on the surface of the non-functional surface and the sidewall of the semiconductor chip 101, wherein the intermediate material layer 116 has an ellipsoidal surface; the first shielding layer 103 is formed on the surface of the intermediate material layer 116, and the first shielding layer 103 also has an ellipsoidal surface. By forming the intermediate material layer 116 having an ellipsoidal surface, the first shielding layer 103 having different materials can be formed on the intermediate material layer 116 by a plurality of processes, and the formed first shielding layer 103 also has an ellipsoidal surface, and when the first shielding layer 103 is formed on the ellipsoidal surface of the intermediate material layer 116, the first shielding layer 103 is not affected by sharp corners or steep side walls, so that the problems of uneven thickness and poor edge coverage do not occur in the formation of the first shielding layer 103, thereby improving the integrity of the shielding layer.
Specifically, the material of the intermediate material layer 116 may be non-conductive glue, conductive silver glue, flowable resin, or solder, and the material forming the intermediate material layer 116 may be a dispensing process or a screen printing process. The first shielding layer 103 with an ellipsoidal surface formed on the intermediate material layer 116 may be formed by sputtering, a selective electroplating process, a dispensing process, or a screen printing process, and the corresponding material of the first shielding layer 103 may be copper, tungsten, aluminum, solder, or conductive silver paste, or may be a material of a magnetic field shielding layer and an electric field shielding layer mentioned later.
The intermediate material layer 116 may also cover the sidewalls and top surface of the electronic component 401 that does not need shielding. In other embodiments, the intermediate material layer 116 may cover only the surface of the non-functional side and the sidewall of the semiconductor chip 101.
Referring to fig. 7, a second shield layer 104 is formed on the first shield layer 103.
In this embodiment, the second shielding layer 104 is only located the cladding the first shielding layer 103 on the surface of the non-functional face and the sidewall surface of the semiconductor chip, just the surface of the second shielding layer 104 is ellipsoid-shaped, the second shielding layer 104 is formed by selective plating process, dispensing process or screen printing process, so that the second shielding layer 104 formed can better cover the first shielding layer, prevent the place with poor coverage in the second shielding layer 104, further ensure the integrity of the whole shielding layer composed of the first shielding layer 103 and the second shielding layer 104, and subsequently remove the semiconductor chip without extra mask and etching process.
The material of the second shielding layer 104 is copper, solder or conductive silver paste. When the material of the second shielding layer 104 is copper, the second shielding layer 104 is formed by a selective plating process, specifically: forming a mask layer (not shown in the figure) on the carrier 201, wherein the mask layer has an opening exposing the non-functional surface of the semiconductor chip 101 and the first shielding layer 103 on the sidewall surface; forming a second shielding layer 104 in the opening by electroplating with the first shielding layer 103 as a conductive layer during electroplating; and removing the mask layer.
The material of the second shielding layer 104 is solder or conductive silver paste, and the second shielding layer 104 may be formed by a dispensing process or a screen printing process. Specifically, when the dispensing process is performed, solder or conductive silver paste is dispensed on the sidewall of the semiconductor chip 101 and the surface of the first shielding layer 103 on the nonfunctional surface. When screen printing is performed, firstly, a screen with meshes is placed on the carrier plate 201, and each semiconductor chip 101 is correspondingly positioned in one mesh in the screen; brushing solder into the mesh, wherein the solder covers the side wall of the semiconductor chip 101 and the surface of the first shielding layer 103 on the non-functional surface; removing the web; the solder is reflowed to form a second shield layer 104 on the first shield layer 103.
In one embodiment, the solder is one or more of tin, tin-silver, tin-lead, tin-silver-copper, tin-silver-zinc, tin-bismuth-indium, tin-gold, tin-copper, tin-zinc-indium, or tin-silver-antimony.
In other embodiments, the second shielding layer may be formed by sputtering, the material of the second shielding layer is metal such as copper, tungsten, aluminum, etc., the formed second shielding layer is not only located on the surface of the first shielding layer 103 covering the non-functional surface and the sidewall surface of the semiconductor chip 101, but also located on the surface of the carrier board 201 on both sides of the semiconductor chip 101 and the surface of the electronic element 401 without shielding; after sputtering, the first shielding layer on the carrier 201 on both sides of the semiconductor chip 101 and on the surface of the electronic component 401 not requiring shielding is removed by an etching process.
In other embodiments, the first shielding layer 103 is a magnetic field shielding layer, and the formed second shielding layer 104 is an electric field shielding layer; or the first shielding layer 103 is an electric field shielding layer, the formed second shielding layer 104 is a magnetic field shielding layer, and the first shielding layer and the second shielding layer of the aforementioned structure are formed to shield the electric field or the magnetic field respectively, so that the shielding effect of the shielding layer is improved. When the second shielding layer 104 is an electric field shielding layer, the material of the second shielding layer 104 (electric field shielding layer) is copper, tungsten, or aluminum; when the second shielding layer 104 is a magnetic field shielding layer, the material of the second shielding layer 104 (magnetic field shielding layer) is CoFeB alloy, CoFeTa, NiFe, Co, CoFe, CoPt, or an alloy of Ni, Co, and Fe. The second shielding layer 104 may be formed by sputtering, physical vapor deposition, atomic layer deposition, or chemical vapor deposition, or other suitable processes.
Referring to fig. 8, a molding layer 105 is formed to cover the second shielding layer 104, the electronic component 401 without shielding, and the carrier 201.
The molding compound layer 105 is used to seal and fix the semiconductor chip 101 and the electronic component 401 without shielding, so as to form a pre-packaged panel later.
The plastic sealing layer 105 may be made of one or more of epoxy resin, polyimide resin, benzocyclobutene resin, polybenzoxazole resin, polybutylene terephthalate, polycarbonate, polyethylene terephthalate, polyethylene, polypropylene, polyolefin, polyurethane, polyolefin, polyethersulfone, polyamide, polyurethane, ethylene-vinyl acetate copolymer, or polyvinyl alcohol.
The molding layer 105 may be formed by injection molding (injection molding) or transfer molding (transfer molding) or other suitable processes.
With reference to fig. 9, the carrier board 201 is peeled off (with reference to fig. 8), forming the pre-cover board 10, and the back surface of the pre-cover board 10 exposes the first pads 102 on the functional surface of the semiconductor chip 101 and the second pads 402 of the electronic component 401 that does not need shielding.
The adhesive layer is removed by chemical etching, mechanical peeling, CMP, mechanical polishing, thermal baking, or the like, so that the carrier board 201 is peeled off.
The back surface of the pre-cover plate 10 is a surface that is in contact with a carrier plate 201 (refer to fig. 8).
In an embodiment, after the carrier 201 is stripped, the first shielding layer 103 on the back surface of the pre-sealing board 10 on one side of the semiconductor chip 101 is removed by wet etching or dry etching. In a specific embodiment, when the first shielding layer 103 is removed, a portion of the first shielding layer on the surface of the second pad 402 may remain or be removed.
Referring to fig. 10 and 11, a first external contact structure connected to the first pad 102 is formed on the back surface of the pre-cover board 10, and a second external contact structure 125 connected to the second pad 402 is formed on the back surface of the pre-cover board.
In this embodiment, the first external contact structure includes a redistribution layer 123 on the back surface of the pre-sealing panel 10 and connected to the first pad 102, and an external contact 124 on the redistribution layer 123 and connected to the redistribution layer 123. The first pads 102 on each semiconductor chip 101 are connected to corresponding external contact structures.
In one embodiment, the formation of the redistribution layer 123 and the external contact 124 includes: forming an insulating layer (first insulating layer) 121 on the back surface of the pre-packaged panel 10, wherein a first opening exposing the surface of the first pad 102 is formed in the insulating layer (first insulating layer) 121, and the insulating layer (first insulating layer) 121 may be made of silicon nitride, borosilicate glass, phosphosilicate glass or borophosphosilicate glass; forming a rewiring layer 123 in the first opening and on a surface of a part of the insulating layer (first insulating layer) 121; an external contact 124 is formed on the surface of the rewiring layer outside the first opening. In an embodiment, the external contact 124 is a solder ball or includes a metal pillar and a solder ball on the metal pillar, and the forming process of the external contact 124 is: forming an insulating layer (second insulating layer) 122 on the insulating layer (first insulating layer) 121 and the rewiring layer 123, the insulating layer (second insulating layer) 122 having a third opening exposing a part of the surface of the rewiring layer 123 on the surface of the insulating layer (first insulating layer) 121; an external contact 124 is formed in the third opening.
The insulating layer (first insulating layer) 121 and the insulating layer (second insulating layer) 122 further have a second opening therein to expose the surface of the second pad 402 (or a portion of the surface of the first shielding layer on the second pad 402); a second external contact structure 125 is formed in the second opening.
In one embodiment, the second external contact structure 125 is a solder ball, or the second external contact structure includes a metal pillar and a solder ball disposed on the metal pillar.
In an embodiment, a conductive contact structure (not shown in the figure) is further formed on the insulating layer (first insulating layer) 121 to electrically connect the first shielding layer 103 and a portion of the redistribution layer 123, so that the shielding layer can discharge electricity or block external electrostatic interference through the portion of the redistribution layer 123.
In an embodiment, forming a connection line (not shown in the figure) in the insulating layer to electrically connect a portion of the first pads 102 of the semiconductor chip 101 and a portion of the second pads 402 of the electronic element 401 not requiring shielding so that there is transmission of electrical signals between the semiconductor chip 101 and the electronic element 401 not requiring shielding, so that mutual signals can be processed to improve performance of the package structure.
Referring to fig. 12 and 13, after the first external contact structure and the second external contact structure are formed, the pre-cover board 10 is cut to form a plurality of separated package structures 11.
Each package structure 11 includes a molding compound layer 105, the molding compound layer 105 has a semiconductor chip 101 and an electronic component 401 without shielding located on one side of the semiconductor chip 101, the semiconductor chip 101 includes a functional surface and a non-functional surface opposite to the functional surface, the functional surface has a plurality of first pads 102, the surface of the electronic component 401 without shielding has a plurality of second pads 402, and the first pads 102 and the second pads 402 are exposed out of the molding compound layer 105; the semiconductor chip package structure comprises a first shielding layer 103 and a second shielding layer 104, wherein the first shielding layer 103 is positioned between a semiconductor chip 101 and a plastic packaging layer 105, the surface of a non-functional surface and a side wall of the semiconductor chip 101 are coated by the first shielding layer 103, the surface of the first shielding layer 103 is in an ellipsoid shape, and the second shielding layer 104 is positioned between the first shielding layer 103 and the plastic packaging layer 105 and completely covers the surface of the first shielding layer 103 on the non-functional surface and the side wall of the semiconductor chip 101;
first external contact structures (123 and 124) on the back surface of the molding layer 105 connected to the first pads 102;
and a second external contact structure 125 on the back surface of the molding layer 105 connected to the second pad 402.
The invention realizes the batch production of the packaging structure 11 with the first shielding layer 103 and the second shielding layer 104 by the semiconductor integrated manufacturing process, and improves the production efficiency.
Fig. 14-19 are schematic structural views illustrating a process of forming a package structure according to a second embodiment of the invention. The second embodiment differs from the first embodiment in that: the semiconductor chip comprises a semiconductor chip, a bottom shielding layer, a plurality of first bonding pads, an isolation layer and a plurality of second bonding pads, wherein the functional surface of the semiconductor chip is also provided with the bottom shielding layer, the bottom shielding layer covers the whole functional surface of the semiconductor chip, the peripheral edge of the bottom shielding layer is flush with the peripheral side wall of the semiconductor chip, the plurality of first bonding pads penetrate through the bottom shielding layer, and the first bonding pads are isolated from the bottom shielding layer through the isolation layer; when the first shielding layer is formed, the first shielding layer is connected with the peripheral edge of the bottom shielding layer. That is, in this embodiment, after the first shielding layer is formed, the second shielding layer is formed on the first shielding layer, so that the second shielding layer can cover the place with uneven thickness and poor edge coverage in the first shielding layer, so that the whole shielding layer formed by the first shielding layer and the second shielding layer is complete, the shielding effect is improved, and because the bottom shielding layer is further provided on the functional surface of the semiconductor chip, when the first shielding layer is formed, the first shielding layer is connected with the peripheral edge of the bottom shielding layer, so that the semiconductor chip in the package structure is completely or omnidirectionally covered by the bottom shielding layer and the first shielding layer, and therefore the electric field and the magnetic field cannot enter the package structure through the bottom of the package structure to bring electromagnetic interference to the semiconductor chip, thereby realizing the omnidirectional electromagnetic shielding of the semiconductor chip, the electromagnetic shielding effect is further improved.
The forming process of the semiconductor chip with the bottom shielding layer comprises the following steps: referring to fig. 14, a wafer 100 is provided, a plurality of semiconductor chips 101 are formed on the wafer 100, the semiconductor chips 101 include a top dielectric layer 108 and a top interconnection structure 109 located in the top dielectric layer 108, the semiconductor chips further include a plurality of semiconductor devices (such as transistors, etc.) formed on a surface of the wafer (or semiconductor substrate), a plurality of interlayer dielectric layers located between the top dielectric layer 108 and the surface of the wafer 100, each interlayer dielectric layer has a corresponding interconnection structure therein, the interconnection structures in the interlayer dielectric layers can be interconnected with each other from top to bottom or electrically connected to the semiconductor devices, and the top interconnection structure 109 in the top dielectric layer 108 can be electrically connected to the interconnection structure in the interlayer dielectric layer of the adjacent layer; an isolation layer is formed on the top dielectric layer 108.
In this embodiment, the isolation layer is a double-layer stacked structure, and includes a first isolation layer 110 and a second isolation layer 111 located on the first isolation layer 110, where the materials of the first isolation layer 110 and the second isolation layer 111 are different, and the materials of the first isolation layer 110 and the second isolation layer 111 may be one of silicon oxide, silicon nitride, and silicon oxynitride, so as to facilitate accurate control of the depth of the formed second opening, prevent over-etching of the isolation layer when the second opening is formed, so that the second opening exposes a part of the surface of the top-layer interconnect structure 109 in the top-layer dielectric layer 108, and cause a short circuit between the top-layer interconnect structures 109 when a bottom shielding layer is formed in the second opening. In other embodiments, the isolation layer may be a single layer structure.
Referring to fig. 15, the isolation layer is etched, a plurality of first openings 112 and a second opening 113 surrounding the plurality of first openings 112 are formed in the isolation layer, and the remaining isolation layer 111 is only located between the first openings 112 and the second opening 113, separating the first openings 112 and the second opening 113.
The first openings 112 are discrete, the first openings 112 penetrate the isolation layer, each first opening 112 may correspondingly expose a portion of the surface of the top-level interconnect structure 109, and the first openings 112 are filled with metal to form first pads.
The second opening 113 surrounds the first opening 112, the second opening 113 and the first opening 112 are separated by the isolation layer 111, and the depth of the second opening 113 is smaller than the thickness of the isolation layer, the first opening 112 and the area outside the isolation layer 111 surrounding the first opening 112 all correspond to the area of the second opening 113, the second opening 113 is connected, when a bottom shielding layer is formed in the second opening 113, the bottom shielding layer can cover all the areas of the functional surface of the semiconductor chip 101 except the first pad (formed in the first opening 112) and the isolation layer surrounding the first pad, when the first shielding layer is formed on the surface of the non-functional surface and the sidewall of the semiconductor chip 101, the first shielding layer is connected with the peripheral edge of the bottom shielding layer, so that the semiconductor chip in the package structure is completely or omnidirectionally covered by the bottom shielding layer and the first shielding layer, therefore, the electric field and the magnetic field can not enter the packaging structure through the bottom of the packaging structure to bring electromagnetic interference to the semiconductor chip, so that the semiconductor chip is electromagnetically shielded in all directions, and the electromagnetic shielding effect is further improved.
In this embodiment, a first etching process is used to etch the second isolation layer 111, and the first isolation layer 110 is used as a stop layer, so as to form a second opening in the second isolation layer 111; then, a second etching process is performed to etch the second isolation layer 111 and the first isolation layer 110, a first opening is formed in the second isolation layer 111 and the first isolation layer 110, and a corresponding mask layer may be formed on the surface of the second isolation layer 111 before the first etching process or the second etching process is performed. It should be noted that the second etching process may also be performed before the first etching process.
In other embodiments, when the isolation layer is a single-layer structure, two etching processes may be performed to form the first opening and the second opening, respectively, and the depth of the formed second opening is controlled by controlling the time of the etching process (the depth of the second opening is smaller than the thickness of the isolation layer).
Referring to fig. 16, a metal material is filled in the first openings to form first pads 102, and a metal material is filled in the second openings to form a bottom shielding layer 114; referring to fig. 17, after the first bonding pads 102 and the bottom shielding layer 114 are formed, the wafer is diced to form a plurality of discrete semiconductor chips 101 having the bottom shielding layer 114.
In an embodiment, the first pads 102 and the bottom shield layer 114 are formed by the same process, including the steps of: forming a metal material layer in the first opening and the second opening and on the surface of the isolation layer, wherein the metal material layer is formed by physical vapor deposition, sputtering or electroplating technology, and the metal material layer can be made of one or more of aluminum, nickel, tin, tungsten, platinum, copper, titanium, chromium, tantalum, gold and silver; and removing the metal material layer higher than the surface of the isolation layer by planarization, forming the first bonding pad 102 in the first opening, and forming the bottom shielding layer 114 in the second opening.
Referring to fig. 18, fig. 18 is a schematic view of a top view structure of the semiconductor chip 101 in fig. 17, and referring to fig. 17 and fig. 18 in combination, a bottom shielding layer 114 is disposed on a functional surface of the semiconductor chip 101, the bottom shielding layer 114 covers the entire functional surface of the semiconductor chip 101, a peripheral edge of the bottom shielding layer 114 is flush with a peripheral sidewall of the semiconductor chip 101, a plurality of first pads 102 penetrate through the bottom shielding layer 114, and the first pads 102 are isolated from the bottom shielding layer 114 by an isolation layer 111.
In the present application, the process of forming the bottom shielding layer 114 is integrated with the existing semiconductor chip manufacturing process, and the manufacturing process of the bottom shielding layer 114 can be performed synchronously with the manufacturing process of the first bonding pad 102, so that the manufacturing process is simplified, the process difficulty is reduced, and the efficiency is improved.
Referring to fig. 19, the semiconductor chip 101 having the bottom shielding layer 114 is bonded on the carrier board 201, and the first pad 102 and the bottom shielding layer 114 are in contact with the carrier board 201; forming a first shielding layer 103 for covering the surface of the non-functional surface and the sidewall of the semiconductor chip 101, wherein the surface of the first shielding layer 103 is ellipsoidal; providing an electronic component 401 without shielding, wherein the surface of the electronic component 401 without shielding is provided with a plurality of second bonding pads 402; correspondingly adhering the electronic element 401 without shielding on the carrier plate 201 on one side of each semiconductor chip 101, wherein the surface of the electronic element 401 without shielding, which is provided with the second bonding pad 402, is opposite to the adhering surface of the carrier plate 201; a second shield layer 104 is formed on the first shield layer 103.
Then, peeling off the carrier plate 201 to form a pre-packaged panel, wherein a first bonding pad on a functional surface of the semiconductor chip and a second bonding pad of the electronic element which does not need shielding are exposed on the back surface of the pre-packaged panel; and forming a first external contact structure connected with the first bonding pad and a second external contact structure connected with the second bonding pad on the back surface of the pre-cover plate.
It should be noted that other definitions or descriptions of the same or similar structures in the second embodiment as in the first embodiment are omitted in the second embodiment, and specific reference is made to the definitions or descriptions of corresponding parts in the first embodiment.
An embodiment of the present invention further provides a package structure, please refer to fig. 11 or fig. 19, including:
the pre-packaged panel (10) comprises a plastic packaging layer 105, wherein the plastic packaging layer 105 is provided with a plurality of semiconductor chips 101 and a shielding-free electronic element 401 positioned on one side of each semiconductor chip, each semiconductor chip 101 comprises a functional surface and a non-functional surface opposite to the functional surface, the functional surface is provided with a plurality of first bonding pads 102, the surface of the shielding-free electronic element 401 is provided with a plurality of second bonding pads 402, and the first bonding pads 102 and the second bonding pads 402 are exposed out of the plastic packaging layer 105;
the semiconductor chip package structure comprises a first shielding layer 103 and a second shielding layer 104, wherein the first shielding layer 103 is positioned between a semiconductor chip 101 and a plastic packaging layer 105, the surface of a non-functional surface and a side wall of the semiconductor chip 101 are coated by the first shielding layer 103, the surface of the first shielding layer 103 is in an ellipsoid shape, and the second shielding layer 104 is positioned between the first shielding layer 103 and the plastic packaging layer 105 and completely covers the surface of the first shielding layer 103 on the non-functional surface and the side wall of the semiconductor chip 101;
a first external contact structure on the back of the pre-cover plate and connected with the first bonding pad;
and a second external contact structure 125 connected to the second pad 402 on the back surface of the pre-cover plate.
In one embodiment of the present invention, the substrate is,
the first shielding layer 103 is directly formed on the non-functional surface and the sidewall surface of the semiconductor chip through a dispensing process or a screen printing process; the second shielding layer 104 is formed by sputtering, a selective plating process, a dispensing process, or a screen printing process. The first shielding layer 103 is made of solder or conductive silver paste, and the second shielding layer 104 is made of copper, tungsten, aluminum, solder or conductive silver paste.
In one embodiment, the method further comprises: an intermediate material layer 116 (refer to fig. 6) on the non-functional surface and the sidewall surface of the semiconductor chip 101, the intermediate material layer 116 having an ellipsoidal surface; a first shielding layer 103 located on the surface of the intermediate material layer 116, wherein the first shielding layer 103 also has an ellipsoidal surface.
In another embodiment, the first shielding layer 103 is a magnetic field shielding layer and the second shielding layer 104 is an electric field shielding layer; or the first shielding layer 103 is an electric field shielding layer, and the second shielding layer 104 is a magnetic field shielding layer. The electric field shielding layer is made of copper, tungsten and aluminum; the magnetic field shielding layer is made of CoFeB alloy, CoFeTa, NiFe, Co, CoFe, CoPt or Ni, Co and Fe alloy.
In an embodiment, referring to fig. 19, the functional surface of the semiconductor chip 101 further has a bottom shielding layer 114, the bottom shielding layer 114 covers the entire functional surface of the semiconductor chip 101, a peripheral edge of the bottom shielding layer 114 is flush with a peripheral sidewall of the semiconductor chip 101, the plurality of first pads 102 penetrate through the bottom shielding layer 114, and the first pads 102 are isolated from the bottom shielding layer 114 by an isolation layer 111; the first shield layer 103 is connected to the peripheral edge of the bottom shield layer 114.
In one embodiment, the external contact structure includes a redistribution layer 123 on the back surface of the pre-cover board connected to the first pad 102 and an external contact 124 on the redistribution layer 123 connected to the redistribution layer 123.
An insulating layer (first insulating layer) 121 is arranged on the back surface of the pre-packaged panel, a first opening exposing the surface of the first pad 102 and a second opening exposing the surface of the second pad are arranged in the insulating layer 121, the rewiring layer 123 is arranged in the opening and on the surface of part of the insulating layer 121, and the external contact 124 is arranged on the surface of the rewiring layer 123 outside the opening; the second contact structure 125 is located in the second opening.
An insulating layer (second insulating layer) 122 covering the insulating layer (first insulating layer) 121, the external contact 124 being partially located in the insulating layer (second insulating layer) 122, and the second contact structure 125 being partially located in the insulating layer (second insulating layer) 122.
In one embodiment, the method further comprises: conductive contact structures (not shown) in the insulating layer 121 electrically connecting the first shield layer 103 and a portion of the rewiring layer 123.
The foregoing is only a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, various modifications and decorations can be made without departing from the principle of the present invention, and these modifications and decorations should also be regarded as the protection scope of the present invention.
Claims (10)
1. A package structure, comprising:
the pre-packaged panel comprises a plastic packaging layer, wherein the plastic packaging layer is provided with a plurality of semiconductor chips and an electronic element which is located on one side of each semiconductor chip and does not need to be shielded, each semiconductor chip comprises a functional surface and a non-functional surface opposite to the functional surface, the functional surface is provided with a plurality of first bonding pads, the surface of the electronic element which does not need to be shielded is provided with a plurality of second bonding pads, the plastic packaging layer exposes the first bonding pads and the second bonding pads, the functional surface of each semiconductor chip is also provided with a bottom shielding layer, the bottom shielding layer covers the whole functional surface of each semiconductor chip, the peripheral edge of the bottom shielding layer is flush with the peripheral side walls of the semiconductor chips, the first bonding pads penetrate through the bottom shielding layer, and the first bonding pads are isolated from the bottom shielding layer through isolating layers; and the forming process of the semiconductor chip with the bottom shielding layer is as follows: providing a wafer, wherein a plurality of semiconductor chips are formed on the wafer, and each semiconductor chip comprises a top dielectric layer and a top interconnection structure positioned in the top dielectric layer; forming an isolation layer on the top dielectric layer; etching the isolation layer, forming a plurality of first openings and second openings surrounding the first openings in the isolation layer, wherein the rest of the isolation layer is only positioned between the first openings and the second openings, and the first openings and the second openings are separated; filling a metal material in the first openings to form a plurality of first bonding pads, and filling a metal material in the second openings to form a bottom shielding layer; after a first bonding pad and a bottom shielding layer are formed, cutting the wafer to form a plurality of discrete semiconductor chips with the bottom shielding layer;
the semiconductor chip comprises a semiconductor chip, a plastic package layer, a first shielding layer and a second shielding layer, wherein the first shielding layer and the second shielding layer are positioned between the semiconductor chip and the plastic package layer, the first shielding layer covers the surface of a non-functional surface and the surface of a side wall of the semiconductor chip, the surface of the first shielding layer is in an ellipsoid shape, the first shielding layer is connected with the peripheral edge of the bottom shielding layer, and the second shielding layer is positioned between the first shielding layer and the plastic package layer and completely covers the surface of the non-functional surface of the semiconductor chip and the surface of the first shielding layer on the side wall;
a first external contact structure on the back of the pre-cover plate and connected with the first bonding pad;
and a second external contact structure connected to the second pad on the back surface of the pre-cover plate.
2. The package structure of claim 1, wherein the first shielding layer is formed by a dispensing process or a screen printing process; the second shielding layer is formed by sputtering, a selective plating process, a dispensing process or a screen printing process.
3. The package structure of claim 2, wherein the material of the first shielding layer is solder or conductive silver paste, and the material of the second shielding layer is copper, tungsten, aluminum, solder or conductive silver paste.
4. The package structure of claim 1, further comprising: an intermediate material layer on the non-functional surface and the sidewall surface of the semiconductor chip, the intermediate material layer having an ellipsoidal surface; the first shielding layer is positioned on the surface of the intermediate material layer, and the first shielding layer also has an ellipsoidal surface.
5. The package structure of claim 1 or 4, wherein the first shielding layer is a magnetic field shielding layer and the second shielding layer is an electric field shielding layer; or the first shielding layer is an electric field shielding layer, and the second shielding layer is a magnetic field shielding layer.
6. The package structure of claim 5, wherein the material of the electric field shielding layer is copper, tungsten, aluminum; the magnetic field shielding layer is made of CoFeB alloy, CoFeTa, NiFe, Co, CoFe, CoPt or alloy of Ni, Co and Fe.
7. The package structure of claim 1, wherein the first external contact structure includes a rewiring layer on the back side of the pre-cover plate connected to the first pad and an external contact on the rewiring layer connected to the rewiring layer.
8. The package structure of claim 7, wherein the back side of the pre-cover board has an insulating layer thereon, the insulating layer having a first opening therein exposing the first pad surface and a second opening therein exposing the second pad surface, the rewiring layer being located in the first opening in the insulating layer and on a portion of the insulating layer surface, the external contacts being located on the rewiring layer surface outside the first opening in the insulating layer; the second external contact structure is located in a second opening in the insulating layer.
9. The package structure of claim 8, further comprising: and a conductive contact structure in the insulating layer electrically connecting the first shield layer with a portion of the rewiring layer.
10. An individual package structure formed by dividing the package structure according to claims 1 to 9, comprising: the semiconductor chip comprises a functional surface and a non-functional surface opposite to the functional surface, the functional surface is provided with a plurality of first pads, the surface of the non-shielding electronic element is provided with a plurality of second pads, the plastic packaging layer exposes the first pads and the second pads, the functional surface of the semiconductor chip is also provided with a bottom shielding layer, the bottom shielding layer covers the whole functional surface of the semiconductor chip, the peripheral edge of the bottom shielding layer is flush with the peripheral side walls of the semiconductor chip, the first pads penetrate through the bottom shielding layer, and the first pads are isolated from the bottom shielding layer through an isolation layer; the semiconductor chip comprises a semiconductor chip, a plastic package layer, a first shielding layer and a second shielding layer, wherein the first shielding layer and the second shielding layer are positioned between the semiconductor chip and the plastic package layer, the first shielding layer covers the surface of a non-functional surface and the surface of a side wall of the semiconductor chip, the surface of the first shielding layer is in an ellipsoid shape, the first shielding layer is connected with the peripheral edge of the bottom shielding layer, and the second shielding layer is positioned between the first shielding layer and the plastic package layer and completely covers the surface of the non-functional surface of the semiconductor chip and the surface of the first shielding layer on the side wall;
the first external contact structure is positioned on the back surface of the plastic packaging layer and connected with the first bonding pad;
and a second external contact structure located on the back surface of the plastic packaging layer and connected with the second bonding pad.
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910681730.5A CN110718536B (en) | 2019-07-26 | 2019-07-26 | Packaging structure |
| PCT/CN2020/102757 WO2021017895A1 (en) | 2019-07-26 | 2020-07-17 | Packaging structure and fabrication method thereof |
| US17/629,507 US20220246446A1 (en) | 2019-07-26 | 2020-07-17 | Packaging structure and fabrication method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910681730.5A CN110718536B (en) | 2019-07-26 | 2019-07-26 | Packaging structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110718536A CN110718536A (en) | 2020-01-21 |
| CN110718536B true CN110718536B (en) | 2021-08-27 |
Family
ID=69210141
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910681730.5A Active CN110718536B (en) | 2019-07-26 | 2019-07-26 | Packaging structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110718536B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2021017895A1 (en) * | 2019-07-26 | 2021-02-04 | Nantong Tongfu Microelectronics Co., Ltd | Packaging structure and fabrication method thereof |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107114005A (en) * | 2014-12-12 | 2017-08-29 | 名幸电子有限公司 | Molded case circuit module and its manufacture method |
| CN107305883A (en) * | 2016-04-22 | 2017-10-31 | 矽品精密工业股份有限公司 | Electronic package and manufacturing method thereof |
| CN109698188A (en) * | 2018-12-29 | 2019-04-30 | 江苏长电科技股份有限公司 | Chip assembly, encapsulating structure and its forming method |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102007020656B4 (en) * | 2007-04-30 | 2009-05-07 | Infineon Technologies Ag | Semiconductor chip workpiece, semiconductor device, and method of manufacturing a semiconductor chip workpiece |
-
2019
- 2019-07-26 CN CN201910681730.5A patent/CN110718536B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107114005A (en) * | 2014-12-12 | 2017-08-29 | 名幸电子有限公司 | Molded case circuit module and its manufacture method |
| CN107305883A (en) * | 2016-04-22 | 2017-10-31 | 矽品精密工业股份有限公司 | Electronic package and manufacturing method thereof |
| CN109698188A (en) * | 2018-12-29 | 2019-04-30 | 江苏长电科技股份有限公司 | Chip assembly, encapsulating structure and its forming method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110718536A (en) | 2020-01-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110718473B (en) | Forming method of packaging structure | |
| CN110473859B (en) | Packaging structure | |
| JP2005150717A (en) | Integrated circuit equipment and its manufacturing method | |
| CN116490971A (en) | Package structure with built-in EMI shielding | |
| CN110534444B (en) | Forming method of packaging structure | |
| CN110534445B (en) | Forming method of packaging structure | |
| CN110718536B (en) | Packaging structure | |
| CN110718472B (en) | Forming method of packaging structure | |
| CN110783208B (en) | Forming method of packaging structure | |
| CN110707071B (en) | Packaging structure | |
| CN110534443B (en) | Forming method of packaging structure | |
| CN110459530B (en) | Packaging structure | |
| CN110534502B (en) | Packaging structure | |
| CN110504175B (en) | Forming method of packaging structure | |
| CN110504226B (en) | Packaging structure | |
| CN110718535B (en) | Packaging structure | |
| CN110534442B (en) | Forming method of packaging structure | |
| CN110534483B (en) | Packaging structure | |
| CN110544677B (en) | Packaging structure | |
| CN110473844B (en) | Packaging structure | |
| CN110518002B (en) | Forming method of packaging structure | |
| WO2021017895A1 (en) | Packaging structure and fabrication method thereof | |
| WO2021017897A1 (en) | Packaging structure and fabrication method thereof | |
| CN110534484B (en) | Packaging structure | |
| US20220246540A1 (en) | Packaging structure and formation method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |