CN110534502B - Packaging structure - Google Patents
Packaging structure Download PDFInfo
- Publication number
- CN110534502B CN110534502B CN201910681796.4A CN201910681796A CN110534502B CN 110534502 B CN110534502 B CN 110534502B CN 201910681796 A CN201910681796 A CN 201910681796A CN 110534502 B CN110534502 B CN 110534502B
- Authority
- CN
- China
- Prior art keywords
- shielding layer
- layer
- semiconductor chip
- functional surface
- shielding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
A package structure, comprising: the pre-packaged panel comprises a plastic packaging layer, a plurality of semiconductor chips are arranged in the plastic packaging layer, each semiconductor chip comprises a functional surface and a non-functional surface opposite to the functional surface, a plurality of bonding pads are arranged on the functional surface, and the bonding pads on the functional surface are exposed out of the plastic packaging layer; the first shielding layer and the second shielding layer are positioned between the semiconductor chip and the plastic packaging layer, the first shielding layer covers the non-functional surface and the surface of the side wall of the semiconductor chip, and the second shielding layer is positioned between the first shielding layer and the plastic packaging layer and completely covers the surface of the non-functional surface and the surface of the first shielding layer on the side wall of the semiconductor chip. Through the second shielding layer on first shielding layer, the second shielding layer can cover the place that thickness is inhomogeneous and edge cover is not good in the first shielding layer to make the whole shielding layer that first shielding layer and second shielding layer both constitute complete, improved shielded effect.
Description
Technical Field
The invention relates to the field of semiconductor manufacturing, in particular to a packaging structure with electromagnetic shielding.
Background
The rapid development of new generation electronic products pushes the integrated circuit package to develop towards high density, high frequency, miniaturization and high integration, and the high frequency chip often generates strong electromagnetic waves to cause undesirable interference or noise inside and outside the package and the chip; in addition, the density of electronic components is increasing, and the distance of transmission lines is becoming closer, so that the problem of electromagnetic interference from inside and outside the integrated circuit package is becoming more serious, and the quality, the service life and the like of the integrated circuit are also being reduced.
In electronic devices and products, Electromagnetic Interference (Electromagnetic Interference) energy is transmitted by conductive coupling and radiative coupling. In order to meet the requirement of electromagnetic compatibility, a filtering technology is required to be adopted for conductive coupling, namely an EMI filtering device is adopted for inhibiting; the radiation coupling is suppressed by shielding. The importance of the method is more prominent under the condition that the electromagnetic environment of equipment and a system is increasingly deteriorated due to the factors that the current electromagnetic spectrum is increasingly dense, the electromagnetic power density in a unit volume is sharply increased, a large number of high-level devices or low-level devices are mixed for use and the like.
An existing electromagnetic shielding solution is mainly to provide a magnetic field shielding layer on a semiconductor package structure for shielding electromagnetic interference between chips, but the effect of the existing electromagnetic shielding still needs to be improved.
Disclosure of Invention
The technical problem to be solved by the invention is how to improve the electromagnetic shielding effect of the existing packaging structure.
The present invention provides a package structure, comprising:
the pre-packaged panel comprises a plastic packaging layer, a plurality of semiconductor chips are arranged in the plastic packaging layer, each semiconductor chip comprises a functional surface and a non-functional surface opposite to the functional surface, a plurality of bonding pads are arranged on the functional surface, and the bonding pads on the functional surface are exposed out of the plastic packaging layer;
the first shielding layer and the second shielding layer are positioned between the semiconductor chip and the plastic packaging layer, the first shielding layer covers the surface of the non-functional surface and the surface of the side wall of the semiconductor chip, and the second shielding layer is positioned between the first shielding layer and the plastic packaging layer and completely covers the surface of the first shielding layer on the non-functional surface and the surface of the side wall of the semiconductor chip;
and the external contact structure is positioned on the back surface of the pre-cover plate and connected with the bonding pad.
Optionally, the first shielding layer is formed by a sputtering process, the first shielding layer at least covers a part of the surface of the carrier around the semiconductor chip, and the second shielding layer is formed by a selective plating process, a dispensing process, or a screen printing process.
Optionally, the first shielding layer is made of copper, tungsten or aluminum, and the second shielding layer is made of copper, solder or conductive silver paste.
Optionally, the first shielding layer is a magnetic field shielding layer, and the second shielding layer is an electric field shielding layer; or the first shielding layer is an electric field shielding layer, and the second shielding layer is a magnetic field shielding layer.
Optionally, the electric field shielding layer is made of copper, tungsten, or aluminum; the magnetic field shielding layer is made of CoFeB alloy, CoFeTa, NiFe, Co, CoFe, CoPt or Ni, Co and Fe alloy.
Optionally, the functional surface of the semiconductor chip is further provided with a bottom shielding layer, the bottom shielding layer covers the whole functional surface of the semiconductor chip, the peripheral edge of the bottom shielding layer is flush with the peripheral side wall of the semiconductor chip, the plurality of bonding pads penetrate through the bottom shielding layer, and the bonding pads are isolated from the bottom shielding layer through an isolation layer; the first shielding layer is connected with the peripheral edge of the bottom shielding layer.
Optionally, the external contact structure includes a redistribution layer on the back surface of the pre-packaged panel and connected to the pad, and an external contact on the redistribution layer and connected to the redistribution layer.
Optionally, an insulating layer is disposed on the back surface of the pre-sealing panel, an opening exposing the surface of the pad is disposed in the insulating layer, the rewiring layer is disposed in the opening and on a portion of the surface of the insulating layer, and the external contact is disposed on the surface of the rewiring layer outside the opening.
Optionally, the method further includes: and a conductive contact structure in the insulating layer electrically connecting the first shield layer with a portion of the rewiring layer.
The invention also provides an independent packaging structure formed by dividing the packaging structure, which is characterized by comprising the following components in parts by weight: the semiconductor chip comprises a functional surface and a non-functional surface opposite to the functional surface, the functional surface is provided with a plurality of bonding pads, and the bonding pads on the functional surface are exposed out of the plastic packaging layer; the first shielding layer and the second shielding layer are positioned between the semiconductor chip and the plastic packaging layer, the first shielding layer covers the surface of the non-functional surface and the surface of the side wall of the semiconductor chip, and the second shielding layer is positioned between the first shielding layer and the plastic packaging layer and completely covers the surface of the first shielding layer on the non-functional surface and the surface of the side wall of the semiconductor chip;
and an external contact structure connected to the pad on the functional surface of the semiconductor chip.
Compared with the prior art, the technical scheme of the invention has the following advantages:
the packaging structure comprises a first shielding layer and a second shielding layer which are positioned between a semiconductor chip and a plastic packaging layer, wherein the first shielding layer covers the surface of the non-functional surface and the side wall of the semiconductor chip, the second shielding layer is positioned between the first shielding layer and the plastic packaging layer and completely covers the surface of the first shielding layer on the non-functional surface and the side wall of the semiconductor chip, and the second shielding layer can cover the position with uneven thickness and poor edge coverage in the first shielding layer, so that the whole shielding layer formed by the first shielding layer and the second shielding layer is complete, and the shielding effect is improved.
Furthermore, the second shielding layer is only positioned on the surface of the first shielding layer covering the non-functional surface and the side wall surface of the semiconductor chip, the surface of the second shielding layer is an ellipsoid, and the second shielding layer is formed through a selective electroplating process, a dispensing process or a screen printing process, so that the formed second shielding layer can better cover the first shielding layer, the place with poor coverage in the second shielding layer is prevented, the integrity of the whole shielding layer formed by the first shielding layer and the second shielding layer is further ensured, and the semiconductor chip is removed without extra masks and etching processes.
Further, the first shielding layer is a magnetic field shielding layer, and the formed second shielding layer is an electric field shielding layer; or first shielding layer is electric field shielding layer, then the second shielding layer that forms is magnetic field shielding layer, through first shielding layer and the second shielding layer that forms aforementioned structure for first shielding layer and second shielding layer shield to electric field or magnetic field respectively, thereby improved the shielding effect of shielding layer, and the second shielding layer can cover the place that thickness is inhomogeneous and edge cover is not good in the first shielding layer to make the whole shielding layer that first shielding layer and second shielding layer both constitute complete, further improved the effect of shielding.
Furthermore, a bottom shielding layer is further arranged on the functional surface of the semiconductor chip and covers the whole functional surface of the semiconductor chip, the peripheral edge of the bottom shielding layer is flush with the peripheral side wall of the semiconductor chip, a plurality of bonding pads penetrate through the bottom shielding layer, and the bonding pads are isolated from the bottom shielding layer through an isolation layer; when the first shielding layer is formed, the first shielding layer is connected with the peripheral edge of the bottom shielding layer. That is, in this embodiment, not only after the first shielding layer is formed, the second shielding layer is formed on the first shielding layer, so that the second shielding layer can cover the place with uneven thickness and poor edge coverage in the first shielding layer, so that the whole shielding layer formed by the first shielding layer and the second shielding layer is complete, the shielding effect is improved, and because the bottom shielding layer is further provided on the functional surface of the semiconductor chip, when the first shielding layer is formed, the first shielding layer is connected with the peripheral edge of the bottom shielding layer, so that the semiconductor chip in the package structure is completely or omnidirectionally covered by the bottom shielding layer and the first shielding layer, and thus the electric field and the magnetic field cannot enter the package structure through the bottom of the package structure to bring electromagnetic interference to the semiconductor chip, thereby realizing the omnibearing electromagnetic shielding of the semiconductor chip, the electromagnetic shielding effect is further improved.
Drawings
Fig. 1-13 are schematic structural diagrams illustrating a process of forming a package structure according to a first embodiment of the invention;
fig. 14-20 are schematic structural views illustrating a process of forming a package structure according to a second embodiment of the invention.
Detailed Description
As mentioned in the background, the effectiveness of the conventional electromagnetic shielding is still to be improved.
Research finds that the existing magnetic field shielding layer is generally formed through a sputtering process, and because the thickness of the semiconductor packaging structure is generally thick and the semiconductor packaging structure is generally rectangular, the semiconductor packaging structure is provided with a plurality of top angles and has steep side walls, when the magnetic field shielding layer covering the semiconductor packaging structure is formed through the sputtering process, the thickness of the formed magnetic field shielding layer is easily uneven, and the edge of the semiconductor packaging structure can have an uncovered condition, so that the shielding effect of the magnetic field shielding layer is difficult to guarantee.
The invention provides a packaging structure and a forming method thereof, wherein the forming method comprises the steps of bonding functional surfaces of a plurality of semiconductor chips on a carrier plate, and then forming a first shielding layer for coating the non-functional surfaces and the side wall surfaces of the semiconductor chips; a second shield layer is formed on the first shield layer. Through forming the second shielding layer on first shielding layer, the second shielding layer can cover the place that thickness is inhomogeneous and edge cover is not good in the first shielding layer to make the whole shielding layer that first shielding layer and second shielding layer both constitute complete, improved shielded effect.
In order to make the aforementioned objects, features and advantages of the present invention comprehensible, embodiments accompanied with figures are described in detail below. In describing the embodiments of the present invention in detail, the drawings are not to be considered as being enlarged partially in accordance with the general scale, and the drawings are only examples, which should not be construed as limiting the scope of the present invention. In addition, the three-dimensional dimensions of length, width and depth should be included in the actual fabrication.
Fig. 1-13 are schematic structural views illustrating a process of forming a package structure according to a first embodiment of the invention.
Referring to fig. 1 to 3, fig. 2 is a schematic cross-sectional view along a cutting line AB in fig. 1, a plurality of semiconductor chips 101 are provided, each semiconductor chip 101 includes a functional surface and a non-functional surface opposite to the functional surface, and the functional surface has a plurality of pads 102 thereon.
An integrated circuit (not shown) is formed in the functional surface of the semiconductor chip 101, the functional surface of the semiconductor chip 101 has a plurality of pads 102, the pads 102 are electrically connected to the integrated circuit in the semiconductor chip 101, and the pads 102 serve as ports for electrically connecting the integrated circuit in the semiconductor chip 101 to the outside.
The functional surface of the semiconductor chip 101 is a surface for forming an integrated circuit, the non-functional surface is a surface opposite to the functional surface, and the peripheral surface between the functional surface and the non-functional surface is a sidewall of the semiconductor chip 101.
The semiconductor chip 101 is formed by a semiconductor integrated manufacturing process, specifically referring to fig. 1 and 2, a wafer 100 is provided, and the wafer 100 includes a plurality of chip regions arranged in rows and columns and scribe line regions located between the chip regions; correspondingly forming a plurality of semiconductor chips 101 in a plurality of chip areas of the wafer 100, and forming a plurality of bonding pads 102 on the functional surface of the semiconductor chips 101; referring to fig. 3, after forming a plurality of bonding pads, the wafer 100 is diced along dicing streets to form a plurality of discrete semiconductor chips 101.
In one embodiment, the material of the wafer 100 may be single crystal silicon (Si), single crystal germanium (Ge), or silicon germanium (GeSi), silicon carbide (SiC); or silicon-on-insulator (SOI), germanium-on-insulator (GOI); or may be other materials such as group iii-v compounds such as gallium arsenide.
In an embodiment, the integrated circuit in the semiconductor chip 101 may include several semiconductor devices (such as transistors, memories, diodes and/or transistors, etc.) and an interconnection structure (including metal lines and metal plugs) for connecting the semiconductor devices.
In this embodiment, the semiconductor chip 101 is a semiconductor chip that needs to be electromagnetically shielded.
Referring to fig. 4, a carrier 201 is provided; the functional surfaces of the semiconductor chips 101 are bonded to a carrier 201.
The carrier 201 serves as a support platform for a subsequent process, the carrier 201 may be a glass carrier, a silicon carrier or a metal carrier, and the carrier 201 may also be a carrier made of other suitable materials.
The semiconductor chip 101 is bonded to the surface of the carrier 201 by an adhesive layer, and the functional surface (or the pad 102) of the semiconductor chip 101 faces the adhesive surface of the carrier 201.
The adhesive layer may be made of various materials, and in one embodiment, the adhesive layer is made of a UV glue. UV glue is a glue material that reacts to ultraviolet radiation of a particular wavelength. The UV adhesive can be divided into two types according to the change of viscosity after ultraviolet irradiation, wherein one type is a UV curing adhesive, namely, a photoinitiator or a photosensitizer in the material generates active free radicals or cations after absorbing ultraviolet light under the irradiation of ultraviolet light, and initiates the chemical reaction of monomer polymerization, crosslinking and grafting, so that the UV curing adhesive is converted from a liquid state to a solid state within several seconds, and the surface of an object contacted with the UV curing adhesive is bonded; another type of UV glue is highly viscous in the absence of UV radiation, and the cross-linking chemical bonds within the material are broken after UV radiation, resulting in a substantial decrease or loss of viscosity. The latter is the UV glue used for the adhesive layer. The adhesive layer may be formed by a film attaching process, a glue printing process, or a glue rolling process.
In other embodiments, the material of the bonding layer may also be epoxy glue, polyimide glue, polyethylene glue, benzocyclobutene glue or polybenzoxazole glue.
The semiconductor chips 101 are uniformly bonded to the carrier 201 in a row-column arrangement.
In another embodiment, referring to fig. 5, before the semiconductor chip 101 is bonded on the carrier 201, an insulating layer (including a first insulating layer 121 and a second insulating layer 122, the first insulating layer 121 is located above the second insulating layer 122) and a redistribution layer 123 located in the insulating layer are formed on the carrier 201, wherein the insulating layer (the first insulating layer) exposes a portion of the surface of the redistribution layer 123; the functional surfaces of the semiconductor chips 101 are bonded to the redistribution layer 123 on the carrier 201, and in an embodiment, the pads 102 may be bonded to the redistribution layer 123 through a solder layer.
Referring to fig. 6, a first shielding layer 103 is formed to cover the non-functional surface and the sidewall surface of the semiconductor chip 101.
In this embodiment, the first shielding layer 103 may cover not only the non-functional surface and the sidewall surface of the semiconductor chip 101, but also the surface of the carrier 201 between the semiconductor chips 101. In other embodiments, the first shielding layer 103 may only cover the non-functional surface and the sidewall surface of the semiconductor chip 101.
In an embodiment, the first shielding layer 103 is formed by a sputtering process, the material of the first shielding layer 103 may be copper, tungsten or aluminum, and since the semiconductor chip 101 has four vertical corners (which are right angles) and the semiconductor chip 101 has a thicker semiconductor chip 101 sidewall (which is a 90-degree included angle with the surface of the carrier 201), the first shielding layer 103 formed by the sputtering process has the problems of non-uniform thickness and poor edge coverage.
In this embodiment, the first shielding layer 103 is formed as a shielding layer for an electric field and a magnetic field, the first shielding layer 103 is used for shielding the electric field and the magnetic field, the second shielding layer formed subsequently is also formed as a shielding layer for the electric field and the magnetic field, and the second shielding layer is used for shielding the electric field and the magnetic field.
Research shows that the existing shielding layer needs to shield both an electric field and a magnetic field, while the existing single-layer shielding layer made of a specific material or multiple layers of shielding layers made of the same material or similar materials only have a good shielding effect on the electric field, and the shielding effect on the magnetic field is relatively weak, so that the shielding effect of the shielding layer is influenced. Thus, in other embodiments, the first shielding layer 103 is a magnetic field shielding layer for shielding a magnetic field, and the second shielding layer formed subsequently is an electric field shielding layer for shielding an electric field; or the first shielding layer is an electric field shielding layer, the first shielding layer is used for shielding an electric field, the second shielding layer is a magnetic field shielding layer, the second shielding layer is used for shielding a magnetic field, and the first shielding layer and the second shielding layer are respectively shielded against the electric field or the magnetic field by forming the first shielding layer and the second shielding layer of the structure, so that the shielding effect of the shielding layer is improved. When the first shielding layer 103 is an electric field shielding layer, the material of the first shielding layer 103 (electric field shielding layer) is copper, tungsten, or aluminum; when the first shielding layer 103 is a magnetic field shielding layer, the material of the first shielding layer 103 (magnetic field shielding layer) is CoFeB alloy, CoFeTa, NiFe, Co, CoFe, CoPt, or an alloy of Ni, Co, and Fe. The first shielding layer 103 may be formed by sputtering, physical vapor deposition, atomic layer deposition, or chemical vapor deposition, or other suitable processes.
Referring to fig. 7, a second shield layer 104 is formed on the first shield layer 103.
Through forming second shielding layer 104 on first shielding layer 103, second shielding layer 104 can cover the place that thickness is inhomogeneous and the edge coverage is not good in first shielding layer 103 to make the whole shielding layer that first shielding layer 103 and second shielding layer 104 both constitute complete, improved the effect of shielding.
In this embodiment, the second shielding layer 104 is only located the cladding the first shielding layer 103 on the surface of the non-functional face and the sidewall surface of the semiconductor chip, just the surface of the second shielding layer 104 is ellipsoid-shaped, the second shielding layer 104 is formed by selective plating process, dispensing process or screen printing process, so that the second shielding layer 104 formed can better cover the first shielding layer, prevent the place with poor coverage in the second shielding layer 104, further ensure the integrity of the whole shielding layer composed of the first shielding layer 103 and the second shielding layer 104, and subsequently remove the semiconductor chip without extra mask and etching process.
The material of the second shielding layer 104 is copper, solder or conductive silver paste. In an embodiment, the second shielding layer 104 is formed by: forming a mask layer (not shown in the figure) on the carrier 201, wherein the mask layer has an opening exposing the non-functional surface of the semiconductor chip 101 and the first shielding layer 103 on the sidewall surface; using the first shielding layer 103 as a conductive layer during electroplating, and electroplating to form a second shielding layer 104 in the opening, or directly brushing solder into the opening to form the second shielding layer 104; and removing the mask layer.
In another embodiment, the material of the second shielding layer 104 is solder or conductive silver paste, and the second shielding layer 104 can be formed by a dispensing process or a screen printing process. Specifically, when the dispensing process is performed, solder or conductive silver paste is dispensed on the sidewall of the semiconductor chip 101 and the surface of the first shielding layer 103 on the nonfunctional surface. When screen printing is carried out, firstly, part of the first shielding layer 103 on the carrier plate 201 around the semiconductor chip 101 is removed, so that the rest of the first shielding layer 103 covers the non-functional surface and the sidewall surface of the semiconductor chip and the side surface of the underfill layer, and the rest of the first shielding layer 103 also extends to cover part of the carrier plate 201 around the semiconductor chip 101; then, a screen plate with meshes is arranged on the carrier plate 201, and each semiconductor chip 101 is correspondingly positioned in one mesh in the screen plate; brushing solder into the mesh, wherein the solder covers the side wall of the semiconductor chip 101 and the surface of the first shielding layer 103 on the non-functional surface; removing the web; the solder is reflowed to form a second shield layer 104 on the first shield layer 103.
In one embodiment, the solder is one or more of tin, tin-silver, tin-lead, tin-silver-copper, tin-silver-zinc, tin-bismuth-indium, tin-gold, tin-copper, tin-zinc-indium, or tin-silver-antimony.
In other embodiments, the first shielding layer 103 is a magnetic field shielding layer, and the formed second shielding layer 104 is an electric field shielding layer; or the first shielding layer 103 is an electric field shielding layer, the formed second shielding layer 104 is a magnetic field shielding layer, and the first shielding layer and the second shielding layer of the aforementioned structure are formed to shield the electric field or the magnetic field respectively, so that the shielding effect of the shielding layer is improved. When the second shielding layer 104 is an electric field shielding layer, the material of the second shielding layer 104 (electric field shielding layer) is copper, tungsten, or aluminum; when the second shielding layer 104 is a magnetic field shielding layer, the material of the second shielding layer 104 (magnetic field shielding layer) is CoFeB alloy, CoFeTa, NiFe, Co, CoFe, CoPt, or an alloy of Ni, Co, and Fe. The second shielding layer 104 may be formed by sputtering, physical vapor deposition, atomic layer deposition, or chemical vapor deposition, or other suitable processes.
In an embodiment, after the second shielding layer 104 is formed, the first shielding layer on the carrier plate between the adjacent semiconductor chips 101 may be removed through an etching process.
Referring to fig. 8, a molding layer 105 is formed on the second shielding layer 104 and on the carrier board 201 between the semiconductor chips 101.
The molding compound layer 105 is used to seal and fix the semiconductor chip 101, so as to form a pre-packaged panel in the following.
The plastic sealing layer 105 may be made of one or more of epoxy resin, polyimide resin, benzocyclobutene resin, polybenzoxazole resin, polybutylene terephthalate, polycarbonate, polyethylene terephthalate, polyethylene, polypropylene, polyolefin, polyurethane, polyolefin, polyethersulfone, polyamide, polyurethane, ethylene-vinyl acetate copolymer, or polyvinyl alcohol.
The molding layer 105 may be formed by injection molding (injection molding) or transfer molding (transfer molding) or other suitable processes.
Referring to fig. 9, the carrier board 201 (refer to fig. 8) is peeled off to form the pre-packaged board 10, and the back surface of the pre-packaged board 10 exposes the functional surface (and the bonding pads) of the semiconductor chip 101.
The adhesive layer is removed by chemical etching, mechanical peeling, CMP, mechanical polishing, thermal baking, or the like, so that the carrier board 201 is peeled off.
The back surface of the pre-cover plate 10 is a surface that is in contact with a carrier plate 201 (refer to fig. 8).
Referring to fig. 10 and 11, an external contact structure connected to a pad 102 is formed on the back surface of the pre-cover board 10.
In this embodiment, the external contact structure includes a redistribution layer 123 on the back surface of the pre-packaged panel 10 and connected to the pad 102, and an external contact 124 on the redistribution layer 123 and connected to the redistribution layer 123. The pads 102 on each semiconductor chip 101 are connected to corresponding external contact structures.
In one embodiment, the formation of the redistribution layer 123 and the external contact 124 includes: forming an insulating layer (first insulating layer) 121 on the back surface of the pre-packaged panel 10, wherein an opening exposing the surface of the pad 102 is formed in the insulating layer (first insulating layer) 121, and the insulating layer (first insulating layer) 121 can be made of silicon nitride, borosilicate glass, phosphosilicate glass or borophosphosilicate glass; forming a rewiring layer 123 in the opening and on a surface of a part of the insulating layer (first insulating layer) 121; external contacts 124 are formed on the rewiring layer surface outside the openings. In an embodiment, the external contact 124 is a solder ball or includes a metal pillar and a solder ball on the metal pillar, and the forming process of the external contact 124 is: forming an insulating layer (second insulating layer) 122 on the insulating layer (first insulating layer) 121 and the rewiring layer 123, the insulating layer (second insulating layer) 122 having a second opening exposing a portion of the surface of the rewiring layer 123 on the surface of the insulating layer (first insulating layer) 121; an external contact 124 is formed in the second opening.
In an embodiment, a conductive contact structure (not shown in the figure) is further formed on the insulating layer (first insulating layer) 121 to electrically connect the first shielding layer 103 and a portion of the redistribution layer 123, so that the shielding layer can discharge electricity or block external electrostatic interference through the portion of the redistribution layer 123.
Referring to fig. 12 and 13, after the external contact structure is formed, the pre-cover board 10 is cut to form a plurality of separated package structures 11.
Each package structure 11 comprises a plastic package layer 105, the plastic package layer 105 is provided with a semiconductor chip 101, the semiconductor chip 101 comprises a functional surface and a non-functional surface opposite to the functional surface, the functional surface is provided with a plurality of bonding pads 102, and the plastic package layer 105 exposes the bonding pads on the functional surface; the semiconductor chip package structure comprises a first shielding layer 103 and a second shielding layer 104 which are positioned between a semiconductor chip 101 and a plastic packaging layer 105, wherein the first shielding layer 103 covers the surface of the non-functional surface and the surface of the side wall of the semiconductor chip 101, and the second shielding layer 104 is positioned between the first shielding layer 103 and the plastic packaging layer 105 and completely covers the surface of the first shielding layer 103 on the non-functional surface and the surface of the side wall of the semiconductor chip 101;
external contact structures on the functional side of the semiconductor chip connected to the pads 101.
The external contact structure includes a redistribution layer 123 on the back surface of the pre-packaged panel 10 connected to the pad 102, and an external contact 124 on the redistribution layer 123 connected to the redistribution layer 123.
The invention realizes the batch production of the packaging structure 11 with the first shielding layer 103 and the second shielding layer 104 by the semiconductor integrated manufacturing process, and improves the production efficiency.
Fig. 14-20 are schematic structural views illustrating a process of forming a package structure according to a second embodiment of the invention. The second embodiment differs from the first embodiment in that: the semiconductor chip comprises a semiconductor chip, a plurality of bonding pads and a bottom shielding layer, wherein the functional surface of the semiconductor chip is also provided with the bottom shielding layer, the bottom shielding layer covers the whole functional surface of the semiconductor chip, the peripheral edge of the bottom shielding layer is flush with the peripheral side wall of the semiconductor chip, the bonding pads penetrate through the bottom shielding layer, and the bonding pads are isolated from the bottom shielding layer through an isolation layer; when the first shielding layer is formed, the first shielding layer is connected with the peripheral edge of the bottom shielding layer. That is, in this embodiment, not only after the first shielding layer is formed, the second shielding layer is formed on the first shielding layer, so that the second shielding layer can cover the place with uneven thickness and poor edge coverage in the first shielding layer, so that the whole shielding layer formed by the first shielding layer and the second shielding layer is complete, the shielding effect is improved, and because the bottom shielding layer is further provided on the functional surface of the semiconductor chip, when the first shielding layer is formed, the first shielding layer is connected with the peripheral edge of the bottom shielding layer, so that the semiconductor chip in the package structure is completely or omnidirectionally covered by the bottom shielding layer and the first shielding layer, and thus the electric field and the magnetic field cannot enter the package structure through the bottom of the package structure to bring electromagnetic interference to the semiconductor chip, thereby realizing the omnibearing electromagnetic shielding of the semiconductor chip, the electromagnetic shielding effect is further improved.
The forming process of the semiconductor chip with the bottom shielding layer comprises the following steps: referring to fig. 14, a wafer 100 is provided, a plurality of semiconductor chips 101 are formed on the wafer 100, the semiconductor chips 101 include a top dielectric layer 108 and a top interconnection structure 109 located in the top dielectric layer 108, the semiconductor chips further include a plurality of semiconductor devices (such as transistors, etc.) formed on a surface of the wafer (or semiconductor substrate), a plurality of interlayer dielectric layers located between the top dielectric layer 108 and the surface of the wafer 100, each interlayer dielectric layer has a corresponding interconnection structure therein, the interconnection structures in the interlayer dielectric layers can be interconnected with each other from top to bottom or electrically connected to the semiconductor devices, and the top interconnection structure 109 in the top dielectric layer 108 can be electrically connected to the interconnection structure in the interlayer dielectric layer of the adjacent layer; an isolation layer is formed on the top dielectric layer 108.
In this embodiment, the isolation layer is a double-layer stacked structure, and includes a first isolation layer 110 and a second isolation layer 111 located on the first isolation layer 110, where the materials of the first isolation layer 110 and the second isolation layer 111 are different, and the materials of the first isolation layer 110 and the second isolation layer 111 may be one of silicon oxide, silicon nitride, and silicon oxynitride, so as to facilitate accurate control of the depth of the formed second opening, and prevent over-etching of the isolation layer when the second opening is formed, so that the second opening exposes a part of the surface of the top-layer interconnect structure 109 in the top-layer dielectric layer 108, and subsequently cause a short circuit between the top-layer interconnect structures 109 when the bottom shielding layer is formed in the second opening. In other embodiments, the isolation layer may be a single layer structure.
Referring to fig. 15, the isolation layer is etched, a plurality of first openings 112 and a second opening 113 surrounding the plurality of first openings 112 are formed in the isolation layer, and the remaining isolation layer 111 is only located between the first openings 112 and the second openings 112, separating the first openings 112 and the second openings 111.
The first openings 112 are discrete, the first openings 112 penetrate the isolation layer, each first opening 112 may correspondingly expose a portion of the surface of the top-level interconnect structure 109, and a pad is formed by filling metal into the first opening 112.
The second opening 113 surrounds the first opening 112, the second opening 113 and the first opening 112 are separated by the isolation layer 111, the depth of the second opening 113 is smaller than the thickness of the isolation layer, the first opening 112 and the area outside the isolation layer 111 surrounding the first opening 112 all correspond to the area of the second opening 113, the third opening 113 is communicated, when a bottom shielding layer is formed in the third opening 113, the bottom shielding layer can cover all areas of the functional surface of the semiconductor chip 101 except for the pad (formed in the first opening 112) and the isolation layer surrounding the pad, when the first shielding layer is formed on the surface of the non-functional surface and the sidewall of the semiconductor chip 101, the first shielding layer is connected with the peripheral edge of the bottom shielding layer, so that the semiconductor chip in the package structure is completely or omnidirectionally covered by the bottom shielding layer and the first shielding layer, therefore, the electric field and the magnetic field can not enter the packaging structure through the bottom of the packaging structure to bring electromagnetic interference to the semiconductor chip, so that the semiconductor chip is electromagnetically shielded in all directions, and the electromagnetic shielding effect is further improved.
In this embodiment, a first etching process is used to etch the second isolation layer 111, and the first isolation layer 110 is used as a stop layer, so as to form a second opening in the second isolation layer 111; then, a second etching process is performed to etch the second isolation layer 111 and the first isolation layer 110, a first opening is formed in the second isolation layer 111 and the first isolation layer 110, and a corresponding mask layer may be formed on the surface of the second isolation layer 110 before the first etching process or the second etching process is performed. It should be noted that the second etching process may also be performed before the first etching process.
In other embodiments, when the isolation layer is a single-layer structure, two etching processes may be performed to form the first opening and the second opening, respectively, and the depth of the formed second opening is controlled by controlling the time of the etching process (the depth of the second opening is smaller than the thickness of the isolation layer).
Referring to fig. 16, a metal material is filled in the first openings to form pads 102, and a metal material is filled in the second openings to form a bottom shielding layer 114; referring to fig. 17, after forming the bonding pads 102 and the bottom shielding layer 114, the wafer is diced to form a plurality of discrete semiconductor chips 101 having the bottom shielding layer 114.
In one embodiment, the pads 102 and the bottom shield layer 114 are formed by the same process, including the steps of: forming a metal material layer in the first opening and the second opening and on the surface of the isolation layer, wherein the metal material layer is formed by physical vapor deposition, sputtering or electroplating technology, and the metal material layer can be made of one or more of aluminum, nickel, tin, tungsten, platinum, copper, titanium, chromium, tantalum, gold and silver; and removing the metal material layer higher than the surface of the isolation layer by planarization, forming the bonding pad 102 in the first opening, and forming the bottom shielding layer 114 in the second opening.
Referring to fig. 18, fig. 18 is a schematic view of a top view structure of the semiconductor chip 101 in fig. 17, and referring to fig. 17 and fig. 18 in combination, a bottom shielding layer 114 is disposed on a functional surface of the semiconductor chip 101, the bottom shielding layer 114 covers the entire functional surface of the semiconductor chip 101, a peripheral edge of the bottom shielding layer 114 is flush with a peripheral sidewall of the semiconductor chip 101, a plurality of bonding pads 102 penetrate through the bottom shielding layer 114, and the bonding pads 102 are isolated from the bottom shielding layer 114 by an isolation layer 111.
The process of forming the bottom shielding layer 114 is integrated with the existing semiconductor chip manufacturing process, and the manufacturing process of the bottom shielding layer 114 can be performed synchronously with the manufacturing process of the bonding pad 102, so that the manufacturing process is simplified, the process difficulty is reduced, and the efficiency is improved.
Referring to fig. 19, the semiconductor chip 101 having the bottom shielding layer 114 is bonded on the carrier board 201, and the pad 102 and the bottom shielding layer 114 are in contact with the carrier board 201; forming a first shielding layer 103 covering the non-functional surface and the sidewall surface of the semiconductor chip 101; forming a second shield layer 104 on the first shield layer 103; a molding compound layer 105 is formed on the second shielding layer 104 and on the carrier board 201 between the semiconductor chips 101.
Referring to fig. 20, the carrier 201 (refer to fig. 19) is peeled off to form a pre-packaged panel, and the back surface of the pre-packaged panel exposes the functional surface of the semiconductor chip; an external contact structure connected to the pad is formed on the back surface of the pre-cover plate (the external contact structure includes a redistribution layer 123 on the back surface of the pre-cover plate connected to the pad 102 and an external contact 124 on the redistribution layer 123 connected to the redistribution layer 123).
It should be noted that other definitions or descriptions of the same or similar structures in the second embodiment as in the first embodiment are omitted in the second embodiment, and specific reference is made to the definitions or descriptions of corresponding parts in the first embodiment.
An embodiment of the present invention further provides a package structure, please refer to fig. 11 or fig. 20, including:
the pre-packaged panel (10) comprises a plastic packaging layer 105, a plurality of semiconductor chips 101 are arranged in the plastic packaging layer 105, each semiconductor chip 101 comprises a functional surface and a non-functional surface opposite to the functional surface, a plurality of bonding pads 102 are arranged on the functional surface, and a plurality of bonding pads on the functional surface are exposed out of the plastic packaging layer 105;
the semiconductor chip package structure comprises a first shielding layer 103 and a second shielding layer 104 which are positioned between a semiconductor chip 101 and a plastic packaging layer 102, wherein the first shielding layer 103 covers the surface of the non-functional surface and the surface of the side wall of the semiconductor chip 101, and the second shielding layer 104 is positioned between the first shielding layer 103 and the plastic packaging layer 105 and completely covers the surface of the first shielding layer 103 on the non-functional surface and the surface of the side wall of the semiconductor chip 101;
and the external contact structure is positioned on the back surface of the pre-cover plate and connected with the bonding pad.
In an embodiment, the first shielding layer 103 is formed by a sputtering process, and the second shielding layer 104 is formed by a selective plating process, a dispensing process, or a screen printing process. The first shielding layer 103 is made of copper, tungsten or aluminum, and the second shielding layer 104 is made of copper, solder or conductive silver paste.
In another embodiment, the first shielding layer 103 is a magnetic field shielding layer and the second shielding layer 104 is an electric field shielding layer; or the first shielding layer 103 is an electric field shielding layer, and the second shielding layer 104 is a magnetic field shielding layer. The electric field shielding layer is made of copper, tungsten and aluminum; the magnetic field shielding layer is made of CoFeB alloy, CoFeTa, NiFe, Co, CoFe, CoPt or Ni, Co and Fe alloy.
In an embodiment, referring to fig. 20, the functional surface of the semiconductor chip 101 further has a bottom shielding layer 114, the bottom shielding layer 114 covers the entire functional surface of the semiconductor chip 101, a peripheral edge of the bottom shielding layer 114 is flush with a peripheral sidewall of the semiconductor chip 101, the pads 102 penetrate through the bottom shielding layer 114, and the pads 102 are isolated from the bottom shielding layer 114 by an isolation layer 111; the first shield layer 103 is connected to the peripheral edge of the bottom shield layer 114.
In one embodiment, the external contact structure includes a redistribution layer 123 on the back of the pre-packaged panel connected to the pad 102 and an external contact 124 on the redistribution layer 123 connected to the redistribution layer 123.
The back surface of the pre-packaged panel is provided with an insulating layer (first insulating layer) 121, the insulating layer 121 is provided with an opening for exposing the surface of the pad 102, the rewiring layer 123 is positioned in the opening and on the surface of part of the insulating layer 121, and the external contact 124 is positioned on the surface of the rewiring layer 123 outside the opening.
An insulating layer (first insulating layer) 122 covering the insulating layer (first insulating layer) 121, and the external contact 124 is partially located in the insulating layer (first insulating layer) 122.
In one embodiment, the method further comprises: conductive contact structures (not shown) in the insulating layer 121 electrically connecting the first shield layer 103 and a portion of the rewiring layer 123.
The foregoing is only a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, various modifications and decorations can be made without departing from the principle of the present invention, and these modifications and decorations should also be regarded as the protection scope of the present invention.
Claims (9)
1. A package structure, comprising:
the pre-packaged panel comprises a plastic packaging layer, a plurality of semiconductor chips are arranged in the plastic packaging layer, each semiconductor chip comprises a functional surface and a non-functional surface opposite to the functional surface, a plurality of welding pads are arranged on the functional surface, the plastic packaging layer exposes the plurality of welding pads on the functional surface, a bottom shielding layer is further arranged on the functional surface of each semiconductor chip, the bottom shielding layer covers the whole functional surface of each semiconductor chip, the peripheral edge of the bottom shielding layer is flush with the peripheral side walls of the semiconductor chips, the plurality of welding pads penetrate through the bottom shielding layer, and the welding pads are isolated from the bottom shielding layer through isolating layers; and the forming process of the semiconductor chip with the bottom shielding layer is as follows: providing a wafer, wherein a plurality of semiconductor chips are formed on the wafer, and each semiconductor chip comprises a top dielectric layer and a top interconnection structure positioned in the top dielectric layer; forming an isolation layer on the top dielectric layer; etching the isolation layer, forming a plurality of first openings and second openings surrounding the plurality of first openings in the isolation layer, wherein each first opening correspondingly exposes a part of the surface of the top-layer interconnection structure, the depth of each second opening is smaller than the thickness of the isolation layer, and the rest isolation layer is only positioned between the first opening and the second opening to separate the first opening from the second opening; filling metal materials into the first openings to form a plurality of bonding pads, and filling metal materials into the second openings to form a bottom shielding layer; after forming a bonding pad and a bottom shielding layer, cutting the wafer to form a plurality of discrete semiconductor chips with the bottom shielding layer;
the first shielding layer and the second shielding layer are positioned between the semiconductor chip and the plastic packaging layer, the first shielding layer covers the non-functional surface and the surface of the side wall of the semiconductor chip, the first shielding layer is connected with the peripheral edge of the bottom shielding layer, and the second shielding layer is positioned between the first shielding layer and the plastic packaging layer and completely covers the surface of the non-functional surface and the surface of the first shielding layer on the side wall of the semiconductor chip;
and the external contact structure is positioned on the back surface of the pre-cover plate and connected with the bonding pad.
2. The package structure of claim 1, wherein the first shielding layer is formed by a sputtering process, the first shielding layer further covers at least a portion of a surface of the carrier around the semiconductor chip, and the second shielding layer is formed by a selective plating process, a dispensing process, or a screen printing process.
3. The package structure of claim 2, wherein the material of the first shielding layer is copper, tungsten or aluminum, and the material of the second shielding layer is copper, solder or conductive silver paste.
4. The package structure of claim 1, wherein the first shielding layer is a magnetic field shielding layer and the second shielding layer is an electric field shielding layer; or the first shielding layer is an electric field shielding layer, and the second shielding layer is a magnetic field shielding layer.
5. The package structure of claim 4, wherein the material of the electric field shielding layer is copper, tungsten, aluminum; the magnetic field shielding layer is made of CoFeB alloy, CoFeTa, NiFe, Co, CoFe, CoPt or Ni, Co and Fe alloy.
6. The package structure of claim 1, wherein the external contact structure comprises a re-routing layer on the back side of the pre-cover plate connected to the pad and an external contact on the re-routing layer connected to the re-routing layer.
7. The package structure of claim 6, wherein the back side of the pre-cover plate has an insulating layer thereon, the insulating layer has an opening therein exposing the surface of the pad, the rewiring layer is located in the opening and on a portion of the surface of the insulating layer, and the external contact is located on the surface of the rewiring layer outside the opening.
8. The package structure of claim 7, further comprising: and a conductive contact structure in the insulating layer electrically connecting the first shield layer with a portion of the rewiring layer.
9. An individual package structure formed by dividing the package structure according to claims 1 to 8, comprising: the semiconductor chip comprises a functional surface and a non-functional surface opposite to the functional surface, the functional surface is provided with a plurality of bonding pads, and the bonding pads on the functional surface are exposed out of the plastic packaging layer; the first shielding layer and the second shielding layer are positioned between the semiconductor chip and the plastic packaging layer, the first shielding layer covers the surface of the non-functional surface and the surface of the side wall of the semiconductor chip, and the second shielding layer is positioned between the first shielding layer and the plastic packaging layer and completely covers the surface of the first shielding layer on the non-functional surface and the surface of the side wall of the semiconductor chip;
and an external contact structure connected to the pad on the functional surface of the semiconductor chip.
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910681796.4A CN110534502B (en) | 2019-07-26 | 2019-07-26 | Packaging structure |
| PCT/CN2020/102764 WO2021017898A1 (en) | 2019-07-26 | 2020-07-17 | Packaging structure andformation method thereof |
| US17/629,692 US20220246540A1 (en) | 2019-07-26 | 2020-07-17 | Packaging structure and formation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910681796.4A CN110534502B (en) | 2019-07-26 | 2019-07-26 | Packaging structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110534502A CN110534502A (en) | 2019-12-03 |
| CN110534502B true CN110534502B (en) | 2021-12-10 |
Family
ID=68661962
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910681796.4A Active CN110534502B (en) | 2019-07-26 | 2019-07-26 | Packaging structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110534502B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2021017898A1 (en) * | 2019-07-26 | 2021-02-04 | Nantong Tongfu Microelectronics Co., Ltd | Packaging structure andformation method thereof |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60186043A (en) * | 1984-03-05 | 1985-09-21 | Nec Corp | Hybrid integrated circuit |
| CN102867813A (en) * | 2011-05-30 | 2013-01-09 | 三星电子株式会社 | Electronic device |
| CN202888168U (en) * | 2012-09-05 | 2013-04-17 | 欣兴电子股份有限公司 | Electronic component |
| CN105552061A (en) * | 2014-10-22 | 2016-05-04 | 日月光半导体制造股份有限公司 | Semiconductor device packages |
| CN107006138A (en) * | 2014-12-12 | 2017-08-01 | 名幸电子有限公司 | Molded case circuit module and its manufacture method |
| CN107258013A (en) * | 2015-02-27 | 2017-10-17 | 高通股份有限公司 | Radio frequency (RF) shielding in fan-out-type wafer-class encapsulation part (FOWLP) |
| CN107369671A (en) * | 2016-05-13 | 2017-11-21 | Nepes株式会社 | Semiconductor packages and its manufacture method |
| CN109216323A (en) * | 2017-06-30 | 2019-01-15 | 台湾积体电路制造股份有限公司 | Semiconductor devices and the method for forming semiconductor devices |
| CN109346455A (en) * | 2018-10-12 | 2019-02-15 | 开元通信技术（厦门）有限公司 | A kind of radio frequency front end chip encapsulating structure and method |
| CN109698188A (en) * | 2018-12-29 | 2019-04-30 | 江苏长电科技股份有限公司 | Chip assembly, encapsulating structure and its forming method |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102007020656B4 (en) * | 2007-04-30 | 2009-05-07 | Infineon Technologies Ag | Semiconductor chip workpiece, semiconductor device, and method of manufacturing a semiconductor chip workpiece |
| KR101837511B1 (en) * | 2016-04-04 | 2018-03-14 | 주식회사 네패스 | Semiconductor package and method of manufacturing the same |
| US10269728B2 (en) * | 2017-06-30 | 2019-04-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device with shielding structure for cross-talk reduction |
| US10535636B2 (en) * | 2017-11-15 | 2020-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrating passive devices in package structures |
-
2019
- 2019-07-26 CN CN201910681796.4A patent/CN110534502B/en active Active
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60186043A (en) * | 1984-03-05 | 1985-09-21 | Nec Corp | Hybrid integrated circuit |
| CN102867813A (en) * | 2011-05-30 | 2013-01-09 | 三星电子株式会社 | Electronic device |
| CN202888168U (en) * | 2012-09-05 | 2013-04-17 | 欣兴电子股份有限公司 | Electronic component |
| CN105552061A (en) * | 2014-10-22 | 2016-05-04 | 日月光半导体制造股份有限公司 | Semiconductor device packages |
| CN107006138A (en) * | 2014-12-12 | 2017-08-01 | 名幸电子有限公司 | Molded case circuit module and its manufacture method |
| CN107258013A (en) * | 2015-02-27 | 2017-10-17 | 高通股份有限公司 | Radio frequency (RF) shielding in fan-out-type wafer-class encapsulation part (FOWLP) |
| CN107369671A (en) * | 2016-05-13 | 2017-11-21 | Nepes株式会社 | Semiconductor packages and its manufacture method |
| CN109216323A (en) * | 2017-06-30 | 2019-01-15 | 台湾积体电路制造股份有限公司 | Semiconductor devices and the method for forming semiconductor devices |
| CN109346455A (en) * | 2018-10-12 | 2019-02-15 | 开元通信技术（厦门）有限公司 | A kind of radio frequency front end chip encapsulating structure and method |
| CN109698188A (en) * | 2018-12-29 | 2019-04-30 | 江苏长电科技股份有限公司 | Chip assembly, encapsulating structure and its forming method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110534502A (en) | 2019-12-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110718473B (en) | Forming method of packaging structure | |
| CN110473859B (en) | Packaging structure | |
| KR20230104720A (en) | Package structures with built-in EMI shielding | |
| CN110534444B (en) | Forming method of packaging structure | |
| CN110534445B (en) | Forming method of packaging structure | |
| CN110718535B (en) | Packaging structure | |
| CN110534502B (en) | Packaging structure | |
| CN110459530B (en) | Packaging structure | |
| CN110534443B (en) | Forming method of packaging structure | |
| CN110504226B (en) | Packaging structure | |
| CN110707071B (en) | Packaging structure | |
| CN110783208B (en) | Forming method of packaging structure | |
| CN110718536B (en) | Packaging structure | |
| CN110718472B (en) | Forming method of packaging structure | |
| CN110504175B (en) | Forming method of packaging structure | |
| CN110534442B (en) | Forming method of packaging structure | |
| CN110473844B (en) | Packaging structure | |
| CN110534483B (en) | Packaging structure | |
| US20220246540A1 (en) | Packaging structure and formation method thereof | |
| CN110544677B (en) | Packaging structure | |
| CN110518002B (en) | Forming method of packaging structure | |
| US12119308B2 (en) | Packaging structure of semiconductor chip and formation method thereof | |
| WO2021017895A1 (en) | Packaging structure and fabrication method thereof | |
| WO2021017897A1 (en) | Packaging structure and fabrication method thereof | |
| CN110534484B (en) | Packaging structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |