CN110620635A - Decoding method, apparatus and readable storage medium - Google Patents

Decoding method, apparatus and readable storage medium Download PDF

Info

Publication number
CN110620635A
CN110620635A CN201810637341.8A CN201810637341A CN110620635A CN 110620635 A CN110620635 A CN 110620635A CN 201810637341 A CN201810637341 A CN 201810637341A CN 110620635 A CN110620635 A CN 110620635A
Authority
CN
China
Prior art keywords
bit stream
bit
original
bits
bitstream
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810637341.8A
Other languages
Chinese (zh)
Inventor
赵斌
张裕桦
周明忠
曹丹
王拂依
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to CN201810637341.8A priority Critical patent/CN110620635A/en
Priority to PCT/CN2018/111415 priority patent/WO2019242180A1/en
Publication of CN110620635A publication Critical patent/CN110620635A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/0001Systems modifying transmission characteristics according to link quality, e.g. power backoff
    • H04L1/0036Systems modifying transmission characteristics according to link quality, e.g. power backoff arrangements specific to the receiver

Abstract

The invention discloses a decoding method, which comprises the following steps: carrying out XOR logic operation on the specific bit and the identification bit in the first bit stream to judge whether the original bit stream is subjected to quality adjustment; if the operation result shows that the original bit stream is subjected to quality adjustment, judging whether the first bit stream meets the data conversion standard; according to the judgment result, the first bit stream is subjected to first/second conversion and then is output as a third bit stream, and if the operation result indicates that the original bit stream is not subjected to quality adjustment, the first bit stream is directly output; assigning other bits except the identification bit in the output first bit stream or third bit stream to a second bit stream; wherein the first transition is different from the second transition. The invention also discloses a decoding device and a readable storage medium. By the mode, the invention can reduce the error rate and save a memory for storing the code table.

Description

Decoding method, apparatus and readable storage medium
Technical Field
The present invention relates to the field of data transmission, and in particular, to a decoding method, device and readable storage medium.
Background
In serial data transmission, transmitted data can be encoded into a code stream containing a clock frequency component, so that a receiving end can extract clock synchronization information from the code stream, and the clock synchronization information can ensure that the receiving end can regenerate original data from a received signal according to a correct time sequence, namely successful decoding.
4B5B is a common code, and converts input 4-bit data into 5 bits and outputs the 5 bits. Generally, the encoding and decoding operations are completed by searching a designed code table, so that additional memories are required for storing the code table at both the transmitting end and the receiving end. 4B5B encoding may also degrade the encoding quality, i.e., the number of consecutive bits with the same logical value is excessive, for example, when 8 bits of data are transmitted using 4B5B encoding. The low-quality codes are not beneficial to a receiving end to extract clock synchronization information, larger direct current components are brought, and the error rate is improved.
Disclosure of Invention
The invention mainly solves the technical problem of providing a decoding method, a decoding device and a readable storage medium, which can solve the problem that encoding quality is possibly reduced in encoding in the prior art.
In order to solve the above technical problem, the present invention provides a decoding method, including: carrying out XOR logic operation on the specific bit and the identification bit in the first bit stream to judge whether the original bit stream is subjected to quality adjustment; if the operation result indicates that the original bit stream is subjected to quality adjustment, converting the first bit stream into a third bit stream, and if the operation result indicates that the original bit stream is not subjected to quality adjustment, directly outputting the first bit stream; assigning other bits except the identification bit in the output first bit stream or third bit stream to a second bit stream; wherein converting the first bit stream into the third bit stream comprises: judging whether the first bit stream meets a data conversion standard; and if the data conversion standard is not met, the first bit stream is subjected to second conversion and then is output as a third bit stream, and the first conversion is different from the second conversion.
In order to solve the above technical problem, the present invention provides a decoding apparatus, which includes a processor for executing instructions to implement the foregoing method.
In order to solve the above technical problem, the present invention provides a readable storage medium storing instructions which, when executed, implement the foregoing method.
The invention has the beneficial effects that: carrying out XOR logic operation on the specific bit and the identification bit in the first bit stream to judge whether the original bit stream is subjected to quality adjustment; if the operation result indicates that the original bit stream is subjected to quality adjustment, converting the first bit stream into a third bit stream, and if the operation result indicates that the original bit stream is not subjected to quality adjustment, directly outputting the first bit stream; assigning other bits except the identification bit in the output first bit stream or third bit stream to a second bit stream; wherein converting the first bit stream into the third bit stream comprises: judging whether the first bit stream meets a data conversion standard; and if the data conversion standard is not met, the first bit stream is subjected to second conversion and then is output as a third bit stream, and the first conversion is different from the second conversion. The first bit stream is a received bit stream after encoding, whether the original bit stream is subjected to quality adjustment needs to be judged in the decoding process, and the quality adjustment is carried out on the original bit stream with the encoding quality not meeting the requirement in the encoding process so as to guarantee the quality of the first bit stream, so that the error rate is reduced; meanwhile, the decoding is finished without a code table, and a memory for storing the code table is saved.
Drawings
FIG. 1 is a flow chart of an embodiment of a decoding method of the present invention;
FIG. 2 is a flowchart illustrating a decoding method according to an embodiment of the present invention;
FIG. 3 is a schematic structural diagram of an embodiment of a decoding device according to the present invention;
fig. 4 is a schematic structural diagram of an embodiment of a readable storage medium of the present invention.
Detailed Description
The present invention will be described in detail below with reference to the accompanying drawings and examples. Non-conflicting ones of the following embodiments may be combined with each other.
As shown in fig. 1, an embodiment of the decoding method of the present invention includes:
s1: and carrying out exclusive-or logic operation on the bit and the identification bit in the first bit stream to judge whether the original bit stream is subjected to quality adjustment.
The first bit stream may be undecoded data, and the number of bits may depend on actual transmission requirements, e.g., 9 bits, 17 bits, etc. The first bit stream has a greater number of bits than the original bit stream. In the encoding process, it is necessary to determine whether the quality of the original bit stream meets the quality standard, and if not, the quality of the original bit stream needs to be adjusted. The quality criterion may relate to consecutive bits of the original bit stream having the same logical value. Generally, the number of consecutive bits in the original bitstream that satisfy the quality criterion that have the same logical value does not exceed a threshold, which may be related in size to the number of bits in the original bitstream, e.g., half the number of bits in the original bitstream plus a positive integer.
The first bit stream includes identification bits and specific bits for distinguishing whether the original bit stream has been quality-adjusted. The number of identification bits and specific bits and the position in the first bit stream are not limited. For example, the first bit stream is a 9-bit stream, the specific bit may be a 1 st bit, and the identification bit may be a 0 th bit. The xor logic operation may be performed on the specific bit and the identification bit in the first bit stream to obtain an operation result, and then whether the original bit stream is subjected to the quality adjustment is determined according to the operation result. In other embodiments, other ways of determining whether the logical values of the identification bit and the specific bit are equal may be used.
Specifically, if the operation result is not equal to 1 (i.e., equal to 0), which means that the specific bit and the flag bit are the same, it is determined that the original bitstream has undergone quality adjustment, and if the operation result is equal to 1, which means that the specific bit and the flag bit are different, it is determined that the original bitstream has not undergone quality adjustment.
Of course, the other way around is that if the operation result is equal to 1, the original bitstream is determined to have undergone quality adjustment, and if the operation result is not equal to 1, the original bitstream is determined not to have undergone quality adjustment.
In practical application, the corresponding relationship between which operation result is selected and the judgment result of whether the quality is adjusted or not can be determined by the assignment mode of the identification bit selected by the sending end in the encoding process.
If the operation result indicates that the original bit stream is subjected to quality adjustment, jumping to S2; if the operation result indicates that the original bitstream has not been quality-adjusted, the process goes to S5.
S2: it is determined whether the first bitstream satisfies a data conversion criterion.
If the first bitstream satisfies the data conversion criterion, jumping to S3; if the first bitstream does not satisfy the data conversion criterion, it jumps to S4.
S3: and performing first conversion on the first bit stream and outputting the first bit stream as a third bit stream.
And then jumps to S6.
S4: and performing second conversion on the first bit stream and outputting the second bit stream as a third bit stream.
And then jumps to S6.
S2-S4 describe the process of converting the first bitstream into a third bitstream. Generally, the conversion process corresponds to a quality adjustment process in the encoding process of the transmitting end, so that a part of bits in the quality-adjusted first bit stream is restored to the original bit stream.
The first transition is different from the second transition. For example, the first conversion may include inverting a first set of bits in the first bit stream, and the second conversion may include inverting a second set of bits in the first bit stream, the first set of bits being different from the second set of bits. The first set of bits and the second set of bits being different means that at least one of the bits comprised by the two sets of bits is different.
A specific conversion process is illustrated. The first bit stream is a 9-bit stream, and whether the first bit stream meets the data conversion standard is judged.
Specifically, if the 7 th bit of the first bit stream is inverted and the logical values of the 5 th bit and the 6 th bit are different, it is determined that the first bit stream satisfies the data conversion criterion.
Optionally, the above determination manner may be converted into a determination of a calculation result of the following logical expression:
AND(OR(bn[5],bn[6],~bn[7]),OR(~bn[5],~bn[6],bn[7])) (1)
where AND is an AND operation, OR is an OR operation, -is an inversion operation, bn [ i ] is the ith bit of the first bitstream.
The inversion result of the 7 th bit of the first bit stream and the logic values of the 5 th bit and the 6 th bit are different, that is, the logic values of bn [5], bn [6] and bn [7] are different, which means that at least one of bn [5], bn [6] and bn [7] is 0, the other is 1, and OR (bn [5], bn [6] and bn [7]) is 1; as bn 5 is the result of negation of bn 5, bn 6 is the result of negation of bn 6, bn 7 is the result of negation of bn 7, it can be deduced that at least one of-bn 5, -bn 6 and bn 7 is 0, the other is 1, OR (bn 5, -bn 6, bn 7) is 1, and the result of the calculation of the logical expression (1) is 1.
In practical applications, other equivalent logic expressions may be used for the determination, and are not limited herein.
And if the first bit stream meets the data conversion standard, outputting a first bit set in the first bit stream as a third bit stream after inverting the first bit set, wherein the first bit set comprises 1 st, 4 th, 6 th and 7 th bits. And if the first bit stream does not meet the data conversion standard, outputting a second bit set in the first bit stream as a third bit stream after inverting the second bit set, wherein the second bit set comprises 5 th, 6 th and 8 th bits. The third bit stream is still a 9-bit stream and the flag bit is still the 0 th bit.
S5: the first bit stream is directly output.
A jump is made to S6.
S6: and assigning other bits except the identification bit in the output first bit stream or the third bit stream to the second bit stream.
If the original bit stream is not subjected to quality adjustment, the directly output first bit stream is a combination of the original bit stream and the identification bit; and if the original bit stream is subjected to quality adjustment, converting the first bit stream and outputting a third bit stream which is a combination of the original bit stream and the identification bit. And assigning other bits except the identification bit in the output first bit stream or third bit stream to a second bit stream, wherein the second bit stream is the original bit stream, thereby finishing decoding.
By implementing the embodiment, the xor logical operation is performed on the specific bit and the identification bit in the first bit stream to determine whether the original bit stream is subjected to quality adjustment; if the operation result indicates that the original bit stream is subjected to quality adjustment, converting the first bit stream into a third bit stream, and if the operation result indicates that the original bit stream is not subjected to quality adjustment, directly outputting the first bit stream; assigning other bits except the identification bit in the output first bit stream or third bit stream to a second bit stream; wherein converting the first bit stream into the third bit stream comprises: judging whether the first bit stream meets a data conversion standard; and if the data conversion standard is not met, the first bit stream is subjected to second conversion and then is output as a third bit stream, and the first conversion is different from the second conversion. The first bit stream is a received bit stream after encoding, whether the original bit stream is subjected to quality adjustment needs to be judged in the decoding process, and the quality adjustment is carried out on the original bit stream with the encoding quality not meeting the requirement in the encoding process so as to guarantee the quality of the first bit stream, so that the error rate is reduced; meanwhile, the decoding is finished without a code table, and a memory for storing the code table is saved.
The complete decoding process is illustrated below with reference to the figures.
As shown in fig. 2, in an embodiment of the present invention, the decoding method includes:
s11: a first bit stream bn [ 0-8 ] is obtained.
S12: it is determined whether the logical values of the 0 th bit (identification bit) and the 1 st bit (specific bit) in the first bit stream are equal.
In the drawings, the term "equals" means "assigns. Specifically, the flag bit and the specific bit may be subjected to an exclusive or logic operation, where if the operation result is 0, it indicates that the logic values of the flag bit and the specific bit are equal, and if the operation result is 1, it indicates that the logic values of the flag bit and the specific bit are not equal.
If the logic values of the identification bit and the specific bit are equal, jumping to S13; if the logical values of the identification bit and the specific bit are not equal, it jumps to S16.
S13: it is judged whether or not the calculation result of the logical expression (1) is 1.
If the calculation result of the logic expression (1) is 1, jumping to S14; if the calculation result of the logical expression (1) is 0, the flow goes to S15.
S14: the inverses of bn 1, bn 4, bn 6 and bn 7.
The remaining bits are unchanged, and after inversion, the bit stream is output as a third bit stream, and the process proceeds to S16.
S15: the negation of bn 5, bn 6 and bn 8 is performed.
The remaining bits are unchanged, and after inversion, the bit stream is output as a third bit stream, and the process proceeds to S16.
S16: bn [1-8] is assigned to the second bit stream bm [ 0-7 ].
bn 0 (the identification bit) is ignored. The obtained second bit stream bm [ 0-7 ] is the original bit stream, and the decoding is completed.
As shown in fig. 3, an embodiment of the decoding apparatus of the present invention includes: a processor 110. In addition, the decoding apparatus may further include a memory (not shown).
The processor 110 controls the operation of the decoding apparatus, and the processor 110 may also be referred to as a CPU (Central Processing Unit). The processor 110 may be an integrated circuit chip having the processing capability of signal sequences. The processor 110 may also be a general purpose processor, a digital signal sequence processor (DSP), an Application Specific Integrated Circuit (ASIC), an off-the-shelf programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components. A general purpose processor may be a microprocessor or the processor may be any conventional processor or the like.
The processor 110 is used to execute instructions to implement the methods provided by any embodiment and possible combinations of the decoding methods of the present invention.
As shown in fig. 4, an embodiment of the storage medium readable by the present invention includes a memory 210, and the memory 210 stores instructions that, when executed, implement the method provided by any embodiment and possible combination of the decoding method of the present invention.
The Memory 210 may include a Read-Only Memory (ROM), a Random Access Memory (RAM), a Flash Memory (Flash Memory), a hard disk, an optical disk, and the like.
In the embodiments provided in the present invention, it should be understood that the disclosed method and apparatus can be implemented in other ways. For example, the above-described apparatus embodiments are merely illustrative, and for example, the division of the modules or units is only one logical division, and other divisions may be realized in practice, for example, a plurality of units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the embodiment.
In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may be physically included alone, or two or more units may be integrated into one unit. The integrated unit can be realized in a form of hardware, and can also be realized in a form of a software functional unit.
The integrated unit, if implemented in the form of a software functional unit and sold or used as a stand-alone product, may be stored in a computer readable storage medium. Based on such understanding, the technical solution of the present invention may be embodied in the form of a software product, which is stored in a storage medium and includes several instructions for causing a computer device (which may be a personal computer, a server, a network device, or the like) or a processor (processor) to execute all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and other various media capable of storing program codes.
The above description is only an embodiment of the present invention, and not intended to limit the scope of the present invention, and all modifications of equivalent structures and equivalent processes performed by the present specification and drawings, or directly or indirectly applied to other related technical fields, are included in the scope of the present invention.

Claims (10)

1. A method of decoding, the method comprising:
carrying out XOR logic operation on the specific bit and the identification bit in the first bit stream to judge whether the original bit stream is subjected to quality adjustment;
if the operation result indicates that the original bit stream is subjected to the quality adjustment, converting the first bit stream into a third bit stream, and if the operation result indicates that the original bit stream is not subjected to the quality adjustment, directly outputting the first bit stream;
assigning other bits except the identification bit in the output first bit stream or the output third bit stream to a second bit stream;
wherein said converting the first bitstream into a third bitstream comprises:
judging whether the first bit stream meets a data conversion standard;
and if the data conversion standard is met, performing first conversion on the first bit stream and outputting the first bit stream as the third bit stream, and if the data conversion standard is not met, performing second conversion on the first bit stream and outputting the second bit stream as the third bit stream, wherein the first conversion is different from the second conversion.
2. The method of claim 1, wherein performing an exclusive-or operation on the bit and the identification bit in the first bit stream to determine whether the original bit stream is quality-adjusted comprises:
performing the exclusive-or logic operation on the bit and the identification bit in the first bit stream to obtain the operation result;
if the operation result is not equal to 1, determining that the original bit stream is subjected to the quality adjustment, and if the operation result is equal to 1, determining that the original bit stream is subjected to the quality adjustment
Determining that the original bitstream has not undergone the quality adjustment.
3. The method of claim 1, wherein performing an exclusive-or operation on the bit and the identification bit in the first bit stream to determine whether the original bit stream is quality-adjusted comprises:
performing the exclusive-or logic operation on the bit and the identification bit in the first bit stream to obtain the operation result;
and if the operation result is equal to 1, determining that the original bit stream is subjected to the quality adjustment, and if the operation result is not equal to 1, determining that the original bit stream is not subjected to the quality adjustment.
4. The method of claim 1,
the first conversion includes inverting a first set of bits in the first bitstream, and the second conversion includes inverting a second set of bits in the first bitstream, the first set of bits being different from the second set of bits.
5. The method of claim 4, wherein the first bit stream has a bit number of 9, wherein the first set of bits comprises bits 1, 4, 6, and 7, and wherein the second set of bits comprises bits 5, 6, and 8.
6. The method of claim 1, wherein the first bitstream has a bit number of 9, and wherein the determining whether the first bitstream satisfies a data conversion criterion comprises:
and if the 7 th bit negation result and the 5 th bit and the 6 th bit of the first bit stream have different logic values, judging that the first bit stream meets the data conversion standard.
7. The method of claim 1, wherein the first bitstream has a bit number of 9, and wherein the determining whether the first bitstream satisfies a data conversion criterion comprises:
determining that the first bitstream satisfies the data conversion criterion if a calculation result of the following logical expression is equal to 1:
AND(OR(bn[5],bn[6],~bn[7]),OR(~bn[5],~bn[6],bn[7]))
where AND is an AND operation, OR is an OR operation, -is an inversion operation, bn [ i ] is the ith bit of the first bitstream.
8. The method of claim 1, wherein the first bit stream and the third bit stream are both 9-bit streams, wherein the bit in the first bit stream is a 1 st bit, and wherein the identification bit in the first bit stream and the third bit stream is a 0 th bit.
9. A decoding device comprising a processor for executing instructions to implement the method of any one of claims 1-8.
10. A readable storage medium storing instructions that, when executed, implement the method of any one of claims 1-8.
CN201810637341.8A 2018-06-20 2018-06-20 Decoding method, apparatus and readable storage medium Pending CN110620635A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201810637341.8A CN110620635A (en) 2018-06-20 2018-06-20 Decoding method, apparatus and readable storage medium
PCT/CN2018/111415 WO2019242180A1 (en) 2018-06-20 2018-10-23 Decoding method and device, and readable storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810637341.8A CN110620635A (en) 2018-06-20 2018-06-20 Decoding method, apparatus and readable storage medium

Publications (1)

Publication Number Publication Date
CN110620635A true CN110620635A (en) 2019-12-27

Family

ID=68920811

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810637341.8A Pending CN110620635A (en) 2018-06-20 2018-06-20 Decoding method, apparatus and readable storage medium

Country Status (2)

Country Link
CN (1) CN110620635A (en)
WO (1) WO2019242180A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112492386A (en) * 2020-11-09 2021-03-12 Tcl华星光电技术有限公司 Decoding method, decoding device and readable storage medium
CN112929673A (en) * 2021-01-19 2021-06-08 Tcl华星光电技术有限公司 Decoding method, decoding apparatus, and readable storage medium

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0942605A2 (en) * 1998-03-10 1999-09-15 Sony Corporation Transcoding system
CN1476727A (en) * 2001-09-24 2004-02-18 ������������ʽ���� Method for generating scalable coded video bit stream having constant mass
CN101051845A (en) * 2007-05-09 2007-10-10 上海广电(集团)有限公司中央研究院 Huffman decoding method for quick extracting bit stream
CN101083472A (en) * 2006-05-30 2007-12-05 富士通株式会社 System and method for adjusting compensation applied to a signal
CN102497249A (en) * 2011-10-07 2012-06-13 友达光电股份有限公司 Encoding method, encoding device, decoding method, decoding device, data transmission device, and data reception device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2874293B1 (en) * 2004-08-13 2006-11-03 Thales Sa 9-BIT-10-BIT CODER AND DECODER
US20070058713A1 (en) * 2005-09-14 2007-03-15 Microsoft Corporation Arbitrary resolution change downsizing decoder
CN102595259A (en) * 2012-03-05 2012-07-18 中兴通讯股份有限公司 Method and system for coding wavelength tag

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0942605A2 (en) * 1998-03-10 1999-09-15 Sony Corporation Transcoding system
CN1476727A (en) * 2001-09-24 2004-02-18 ������������ʽ���� Method for generating scalable coded video bit stream having constant mass
CN101083472A (en) * 2006-05-30 2007-12-05 富士通株式会社 System and method for adjusting compensation applied to a signal
CN101051845A (en) * 2007-05-09 2007-10-10 上海广电(集团)有限公司中央研究院 Huffman decoding method for quick extracting bit stream
CN102497249A (en) * 2011-10-07 2012-06-13 友达光电股份有限公司 Encoding method, encoding device, decoding method, decoding device, data transmission device, and data reception device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112492386A (en) * 2020-11-09 2021-03-12 Tcl华星光电技术有限公司 Decoding method, decoding device and readable storage medium
WO2022095173A1 (en) * 2020-11-09 2022-05-12 Tcl华星光电技术有限公司 Decoding method, decoding device, and readable storage medium
US11817882B2 (en) 2020-11-09 2023-11-14 Tcl China Star Optoelectronics Technology Co., Ltd. Decoding method, decoding device, and readable storage medium
CN112929673A (en) * 2021-01-19 2021-06-08 Tcl华星光电技术有限公司 Decoding method, decoding apparatus, and readable storage medium
CN112929673B (en) * 2021-01-19 2022-04-01 Tcl华星光电技术有限公司 Decoding method, decoding apparatus, and readable storage medium

Also Published As

Publication number Publication date
WO2019242180A1 (en) 2019-12-26

Similar Documents

Publication Publication Date Title
CN108777606B (en) Decoding method, apparatus and readable storage medium
CN108847916B (en) Encoding method, apparatus and readable storage medium
CN108768587B (en) Encoding method, apparatus and readable storage medium
CN110474711B (en) Encoding method, apparatus and readable storage medium
CN110474709B (en) Encoding method, apparatus and readable storage medium
US8405529B2 (en) Using bus inversion to reduce simultaneous signal switching
US20220321256A1 (en) Decoding method, decoding device, and readable storage medium
US11075653B2 (en) Polar code encoding and decoding method and apparatus
CN109842458B (en) Encoding method, encoding device, electronic equipment and storage medium
CN110474710B (en) Encoding method, apparatus and readable storage medium
CN110620635A (en) Decoding method, apparatus and readable storage medium
US7991081B2 (en) Process and devices for transmitting digital signals over buses and computer program product therefore
CN108965173B (en) Descrambling method, descrambling device and readable storage medium
CN108768906B (en) Scrambling method, device and readable storage medium
US20180205952A1 (en) Method and apparatus for performing arithmetic coding by limited carry operation
CN110087080B (en) Decoding method, apparatus and readable storage medium
CN109309548B (en) Encoding method, apparatus and readable storage medium
JP2007306212A (en) Transmitter, receiver, communication system, and communication method
CN111193648B (en) Data transmission method for reducing CAN bus load, terminal equipment and storage medium
CN109639608B (en) Method for encoding data
CN116506097B (en) Data processing method, electronic device and storage medium
CN110535794B (en) Pilot transmission method, channel estimation method, device and storage medium
US20160072610A1 (en) Methods for transmission and reception of a serial signal and corresponding devices
CN113630211A (en) Encoding method and storage medium
WO2017016081A1 (en) Character boundary determination method and apparatus, storage medium

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information
CB02 Change of applicant information

Address after: 9-2 Tangming Avenue, Guangming New District, Shenzhen City, Guangdong Province

Applicant after: TCL Huaxing Photoelectric Technology Co.,Ltd.

Address before: 9-2 Tangming Avenue, Guangming New District, Shenzhen City, Guangdong Province

Applicant before: Shenzhen China Star Optoelectronics Technology Co.,Ltd.

WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20191227