CN110536512B - Data buffer device for multipath control, multipath LED control system and control method - Google Patents
Data buffer device for multipath control, multipath LED control system and control method Download PDFInfo
- Publication number
- CN110536512B CN110536512B CN201910864291.1A CN201910864291A CN110536512B CN 110536512 B CN110536512 B CN 110536512B CN 201910864291 A CN201910864291 A CN 201910864291A CN 110536512 B CN110536512 B CN 110536512B
- Authority
- CN
- China
- Prior art keywords
- control
- control data
- module
- fifo
- led
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Optical Communication System (AREA)
- Computer And Data Communications (AREA)
Abstract
The data buffer device for multi-channel control comprises a control data receiving FIFO module and a control data output FIFO module; the control data receiving FIFO module buffers control data, the control data receiving FIFO module comprises a plurality of receiving FIFO memories, and all the receiving FIFO memories are sequentially arranged; the control data output FIFO module is used for buffering and outputting control data from the control data receiving FIFO module, the control data output FIFO module comprises a plurality of output FIFO memories correspondingly connected with the receiving FIFO memories, and all the output FIFO memories are mutually independent. The invention provides a data buffer device for multi-path control, a multi-path LED control system and a control method, which can effectively eliminate the phenomenon of unbalanced transmission rate of front and rear ends in the LED control process.
Description
Technical Field
The invention relates to the technical field of light control, in particular to a data buffer device for multi-path control, a multi-path LED control system and a control method.
Background
The LED has the advantages of energy conservation, environmental protection, high response speed, low heat productivity and the like. By virtue of the small size, the coverage area of the LED is wider and wider, and the LED comprises an indicator light, a display screen, illumination and the like. In the prior art, control over LED devices is mainly implemented by matching ethernet with light control modules such as DMX512, because the transmission speed (1000 Mbit/s) of gigabit ethernet is much higher than the baud rate (250 Kbit/s) of DMX512 light control protocol, transmission congestion is easily caused, when a single LED device is controlled, the condition of unbalanced data rate at the front and rear ends can be balanced by adding a buffer component, but when a plurality of LED devices are controlled simultaneously, in order to reduce the number of external cables and controllers, a transmission line is usually required to be shared, all control data are transmitted through one transmission line, which brings huge pressure to the buffer component and causes errors in the control process.
Disclosure of Invention
In order to solve the defects in the prior art, the invention provides a data buffer device for multi-path control, a multi-path LED control system and a control method, which can effectively eliminate the phenomenon of unbalanced transmission rate of the front end and the rear end in the LED control process.
In order to achieve the purpose, the invention adopts the specific scheme that: the data buffer device for multi-channel control comprises a control data receiving FIFO module and a control data output FIFO module; the control data receiving FIFO module buffers control data, the control data receiving FIFO module comprises a plurality of receiving FIFO memories, and all the receiving FIFO memories are sequentially arranged; the control data output FIFO module is used for buffering and outputting control data from the control data receiving FIFO module, the control data output FIFO module comprises a plurality of output FIFO memories correspondingly connected with the receiving FIFO memories, and all the output FIFO memories are mutually independent.
As a preferable scheme, the FIFO comprises a management module, the management module is electrically connected to all the receiving FIFO memories, and the management module is configured to receive the control data and send the control data to the control data receiving FIFO module.
As a preferred scheme, the multi-channel LED device control system includes a control host, the data buffer device and at least one LED control module, which are electrically connected in sequence, wherein the control host is electrically connected to the management module, and the LED control module is electrically connected to both the control data output FIFO module and the LED device.
Preferably, the LED control modules are electrically connected to the output FIFO memories in a one-to-one correspondence.
Preferably, the LED control module is configured as a DMX512 module, and the receiving FIFO memory and the output FIFO memory are both 512 deep.
As a preferred scheme, the control host is electrically connected to the management module through an ethernet interface.
The control method of the multi-path LED equipment control system comprises the following steps:
s1, the management module receives control data from the control host;
s2, the management module writes control data into the receiving FIFO memory;
s3, the output FIFO memory reading and buffering control data from the receive FIFO memory;
s4, the LED control module reads control data from the output FIFO memory;
and S5, the LED control module controls the LED equipment according to the control data.
Preferably, in S2, the management module writes the control data into the reception FIFO memories one by one in the order of the reception FIFO memories.
Has the advantages that: the invention adopts a two-stage buffering mode, utilizes the control data receiving FIFO module to buffer high-speed control data so as to ensure that the control data can be processed in time, then utilizes the control data output FIFO module to read the control data from the control data receiving FIFO module and buffer the control data, and then outputs the control data to the executive device so as to ensure that the executive device can receive accurate control data. In addition, all the receiving FIFO memories are sequentially arranged according to the sequence, so that the control data can be rotated according to the sequence when the control data are received, the buffering capacity of the high-speed control data is effectively improved, all the output FIFO memories are independently arranged, execution devices can be increased or decreased according to actual requirements, and the adaptability of the data buffering device is improved.
Drawings
FIG. 1 is a schematic diagram of a data buffer for multiplex control;
FIG. 2 is a flow chart of a data writing method of the receive FIFO memory;
FIG. 3 is a schematic structural diagram of a data buffering device in a multi-channel LED equipment control system;
fig. 4 is a schematic diagram of the connection mode of the management module in the multi-channel LED device control system.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1 and 2, the data buffer device for multi-channel control includes a control data receiving FIFO module and a control data outputting FIFO module.
The control data receiving FIFO module buffers control data, the control data receiving FIFO module comprises a plurality of receiving FIFO memories, and all the receiving FIFO memories are sequentially arranged in sequence.
The control data output FIFO module is used for buffering and outputting control data from the control data receiving FIFO module, the control data output FIFO module comprises a plurality of output FIFO memories correspondingly connected with the receiving FIFO memories, and all the output FIFO memories are mutually independent.
In multi-path control, the data volume of control data is large, in order to improve the control speed and avoid delay, a high-speed transmission medium is generally adopted, in practical application, most of the control data is transmitted by adopting an ethernet, and the speed of a data interface adopted by most of execution devices is generally low, so that the control data cannot be timely input into the execution devices, and response delay occurs. The invention adopts a two-stage buffering mode, utilizes the control data receiving FIFO module to buffer high-speed control data so as to ensure that the control data can be processed in time, then utilizes the control data output FIFO module to read the control data from the control data receiving FIFO module and buffer the control data, and then outputs the control data to the executive device so as to ensure that the executive device can receive accurate control data. In addition, all the receiving FIFO memories are sequentially arranged according to the sequence, so that the control data can be rotated according to the sequence when the control data are received, the buffering capacity of the high-speed control data is effectively improved, all the output FIFO memories are independently arranged, execution devices can be increased or decreased according to actual requirements, and the adaptability of the data buffering device is improved. The control data transmission process between the control data reception FIFO module and the control data output FIFO module is described below by specific examples.
First, the receiving FIFO memories are arranged in the order of A1-An, and the corresponding output FIFO memories are marked as B1-Bn. Then, at the time of receiving the control data, the reception is first performed by the reception FIFO memory No. a1, the reception is performed by the reception FIFO memory No. a2 after the reception FIFO memory No. a1 is full, and so on until the reception FIFO memory No. An is full. Finally, when receiving control data, if only the control data in one receiving FIFO memory needs to be read at a time, the control data is read from the receiving FIFO memory No. a1 by the output FIFO memory No. B1 for the first time, the control data is read from the receiving FIFO memory No. a 2by the output FIFO memory No. B1 for the second time, and so on; if only two pieces of control data are required to be read from the receiving FIFO memories a, B1 and B2 read the control data from the receiving FIFO memories a, 1 and a2, respectively, the first time, B1 and B2 read the control data from the receiving FIFO memories a, 3 and a4, and so on. Because the output FIFO memories are independent of each other, the selection of which output FIFO memory to use can be made according to the requirements of the actually connected controlled devices, and if the number of the controlled devices is large, a plurality of output FIFO memories can be selected at a time.
Furthermore, the data buffer device also comprises a management module, the management module is electrically connected with all the receiving FIFO memories, and the management module is used for receiving the control data and sending the control data to the control data receiving FIFO module. The management module is used for managing the process of writing the control data into the receiving FIFO memory so as to improve the reliability and avoid the loss of the control data.
Referring to fig. 3 and 4, based on the data buffering device, the present invention provides a multi-channel LED device control system, which includes a control host, a data buffering device, and at least one LED control module electrically connected in sequence, wherein the control host is electrically connected to the management module, and the LED control module is electrically connected to both the control data output FIFO module and the LED device.
The control host is used for outputting control data to the management module, and the control data is buffered by the data buffer device and then read by the LED control module, so that the LED control module can control the LED equipment according to the control data. By means of the data buffer device, the control system can realize high-efficiency control on the multi-path LED equipment, and control delay or control data loss caused by speed difference between the control host end and the LED control module end due to control data is avoided. It should be noted that one of the LED devices may be a single LED device, or a display area formed by a plurality of LED devices, or a display screen formed by a plurality of LED devices.
Further, the LED control modules are electrically connected with the output FIFO memories in a one-to-one correspondence manner. Because the output FIFO memories are independently arranged, the LED control modules are electrically connected with the output FIFO memories in a one-to-one correspondence manner, so that the independent control of the LED control modules can be realized, the number of the LED control modules can be increased or reduced according to actual needs in the use process, and complete shutdown maintenance is not needed, so that the system has stronger adaptability and wider application range.
Further, the LED control module is set to be a DMX512 module, and the depths of the receiving FIFO memory and the output FIFO memory are both 512. Because the data volume of the light control of the standard DMX512 protocol is 512 bytes, the depths of the receiving FIFO memory and the output FIFO memory are both set to 512, so that the LED control module can empty the output FIFO memory at one time, and the output FIFO memory can smoothly buffer the next control data. When other light control protocols are adopted, if the size of the data volume changes, the depths of the receiving FIFO memory and the output FIFO memory can be adaptively adjusted, which is not described herein again.
Further, in the present embodiment, the number of the receiving FIFO memories and the number of the output FIFO memories are both eight, and the control system can simultaneously control a maximum of eight LED control modules. According to actual requirements, the quantity of the receiving FIFO memory and the quantity of the output FIFO memory can be flexibly adjusted.
Furthermore, the control host is electrically connected with the management module through an Ethernet interface. The control Data includes three electric signals of CLK, Data and WR, and when WR is low, the control Data is input into the management module at the rising edge of each CLK signal, and the management module is responsible for writing the Data into the 8 reception FIFO memories in the order from the reception FIFO memory No. 1 to the reception FIFO memory No. 8. When writing data, all receive FIFO memories have the same data line and clock line, but different write enable lines. The management module sequentially enables the write-enable of the different receive FIFO memories to allocate data to the different receive FIFO memories. The management module reads full and empty signals of 8 receiving FIFO memories and further outputs full and empty (full is full, full empty is empty) of a receiving FIFO memory ring. When the ring of the receiving FIFO memory is full, if data is continuously written, the data is continuously written from the No. 1 receiving FIFO memory to the No. 8 receiving FIFO memory.
Based on the control system, the invention provides a control method of a multi-path LED equipment control system, which comprises S1-S5.
S1, the management module receives control data from the control host.
S2, the management module writes the control data into the receive FIFO memory.
S3, the output FIFO memory reads and buffers the control data from the receive FIFO memory.
S4, the LED control module reads the control data from the output FIFO memory.
And S5, the LED control module controls the LED equipment according to the control data.
Further, in S2, the management module writes the control data into the reception FIFO memories one by one in the order of the reception FIFO memories.
Finally, it should be noted that, in this context, the LED device may be an LED display screen or a plurality of LED lamps.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (4)
1. The control method of the multi-path LED control system is characterized in that: the multi-path LED control system comprises a control host, a data buffer device and at least one LED control module which are electrically connected in sequence; the data buffer device comprises a management module, a control data receiving FIFO module and a control data output FIFO module, wherein the control host is electrically connected with the management module, and the LED control module is electrically connected with the control data output FIFO module and the LED lamp; the control data receiving FIFO module buffers control data, the control data receiving FIFO module comprises a plurality of receiving FIFO memories, and all the receiving FIFO memories are sequentially arranged; the control data output FIFO module is used for caching and outputting control data from the control data receiving FIFO module, the control data output FIFO module comprises a plurality of output FIFO memories correspondingly connected with the receiving FIFO memories, and all the output FIFO memories are mutually independent; the management module is electrically connected with all the receiving FIFO memories and is used for receiving the control data and sending the control data to the control data receiving FIFO module; the LED control modules are electrically connected with the output FIFO memories in a one-to-one correspondence manner;
the method comprises the following steps:
s1, the management module receives control data from the control host;
s2, the management module writes the control data into the receiving FIFO memory and realizes the rotation of the control data according to the sequence of the control data receiving FIFO module;
s3, the output FIFO memory reading and buffering control data from the receive FIFO memory;
s4, the LED control module reads control data from the output FIFO memory;
and S5, the LED control module controls the LED lamp according to the control data.
2. The method of claim 1, wherein: the LED control module is set to be a DMX512 module, and the depths of the receiving FIFO memory and the output FIFO memory are both 512.
3. The method of claim 1, wherein: the control host is electrically connected with the management module through an Ethernet interface.
4. The control method according to claim 1, characterized in that: in S2, the management module writes the control data into the reception FIFO memories one by one in the order of the reception FIFO memories.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910864291.1A CN110536512B (en) | 2019-09-12 | 2019-09-12 | Data buffer device for multipath control, multipath LED control system and control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910864291.1A CN110536512B (en) | 2019-09-12 | 2019-09-12 | Data buffer device for multipath control, multipath LED control system and control method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110536512A CN110536512A (en) | 2019-12-03 |
| CN110536512B true CN110536512B (en) | 2022-03-29 |
Family
ID=68668509
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910864291.1A Active CN110536512B (en) | 2019-09-12 | 2019-09-12 | Data buffer device for multipath control, multipath LED control system and control method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110536512B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201110962Y (en) * | 2007-12-12 | 2008-09-03 | 上海开通数控有限公司 | Hardware interpolation circuit based on programmable logic device |
| CN102347057A (en) * | 2011-08-09 | 2012-02-08 | 北京时代全芯科技有限公司 | Clock tree structure used for data path and memory with it |
| CN102625539A (en) * | 2012-03-30 | 2012-08-01 | 杭州电子科技大学 | Ethernet interface-based cascading landscape illumination control system and method |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102096648B (en) * | 2010-12-09 | 2013-08-14 | 深圳中兴力维技术有限公司 | System and method for realizing multipath burst data business caching based on FPGA (Field Programmable Gate Array) |
| US10061537B2 (en) * | 2015-08-13 | 2018-08-28 | Microsoft Technology Licensing, Llc | Data reordering using buffers and memory |
| CN105206227B (en) * | 2015-10-15 | 2017-11-17 | 西安诺瓦电子科技有限公司 | LED lamp panel driving method and oil price board control card |
-
2019
- 2019-09-12 CN CN201910864291.1A patent/CN110536512B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201110962Y (en) * | 2007-12-12 | 2008-09-03 | 上海开通数控有限公司 | Hardware interpolation circuit based on programmable logic device |
| CN102347057A (en) * | 2011-08-09 | 2012-02-08 | 北京时代全芯科技有限公司 | Clock tree structure used for data path and memory with it |
| CN102625539A (en) * | 2012-03-30 | 2012-08-01 | 杭州电子科技大学 | Ethernet interface-based cascading landscape illumination control system and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110536512A (en) | 2019-12-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108776647B (en) | AXI bus-based multi-DDR (double data Rate) controller management system | |
| US8155136B2 (en) | Single network interface circuit with multiple-ports and method thereof | |
| CN101516015B (en) | Multi-path video data acquiring, processing and transmitting method | |
| CN105302753B (en) | Multichannel HDLC data processing device based on FPGA and FIFO chip | |
| CN108519857B (en) | Multi-source unformatted broadband data high-speed mass formatted storage and feature preservation method | |
| US7779194B2 (en) | Data modification module | |
| CN116841932B (en) | Flexibly-connectable portable high-speed data access equipment and working method thereof | |
| CN109408434B (en) | Multi-path high-speed AD data acquisition and storage system based on FPGA | |
| CN108712625B (en) | Multichannel real-time high-definition image transmission system and transmission method | |
| CN102520892A (en) | Multifunctional solid state data storage playback instrument | |
| CN104991880A (en) | FC-AE-ASM communication board card based on PCI-E interface | |
| CN203643598U (en) | Radar data recording device | |
| CN116737624B (en) | High-performance data access device | |
| CN110536512B (en) | Data buffer device for multipath control, multipath LED control system and control method | |
| CN108667706A (en) | The adjustable Ethernet serial server of serial ports quantity dynamic and its data transmission method | |
| CN106652892B (en) | LED lamp panel module | |
| CN101702147B (en) | Data transmission method and high speed data transmission interface device | |
| CN108052478B (en) | Bridging device based on FPGA | |
| CN213814663U (en) | 3U PXIe array storage board with SATA dump function | |
| CN215376139U (en) | Efficient data acquisition system based on ARM and FPGA | |
| CN101923831A (en) | LED display control device | |
| CN109753459A (en) | A kind of high capacity data record device | |
| US20060236042A1 (en) | Training sequence for deswizzling signals | |
| CN220964923U (en) | High-speed multi-protocol communication board card | |
| CN105718401A (en) | Multiplexing method and system for converting multi-path SMII signal to one-path MII signal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |