CN110399317A - A kind of multifunctional controller that the software of embedded system is adaptive - Google Patents
A kind of multifunctional controller that the software of embedded system is adaptive Download PDFInfo
- Publication number
- CN110399317A CN110399317A CN201910636303.5A CN201910636303A CN110399317A CN 110399317 A CN110399317 A CN 110399317A CN 201910636303 A CN201910636303 A CN 201910636303A CN 110399317 A CN110399317 A CN 110399317A
- Authority
- CN
- China
- Prior art keywords
- bus interface
- register
- function
- unit
- functional
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
- G06F13/126—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine and has means for transferring I/O instructions and statuses between control unit and main processor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
Abstract
The invention discloses a kind of adaptive multifunctional controllers of the software of embedded system, including bus interface module, global multiple bus interface modular converter, global register control module and functional module；If bus interface module includes the Bus Interface Unit of dry type, functional module includes the functional unit of several types, and all Bus Interface Units, global register control module and all functional units are bi-directionally connected with global multiple bus interface modular converter；Global macrodefinition configuration module and global parameter configuration module are respectively provided in bus interface module, global multiple bus interface modular converter, functional module and global register control module.Bus Interface Unit and functional unit do not need to redesign；Meanwhile software adaptation function may be implemented in the case where relevant parameter in obtaining the controller in drive software, software function does not need to redesign, greatly reduce embedded computer design cycle is short and design cost.
Description
Technical field
The invention belongs to embedded system fields, are related to a kind of adaptive multi-functional control of the software of embedded system
Device.
Background technique
In the communication of existing embedded system computer and signal acquisition field, the realization of computer function is root first
According to the bus interface type of embeded processor, Bus Interface Design is realized, then function as needed carries out corresponding function
Logical design, last function as needed is equipped with the drive software needed.
Existing embedded system, there is following characteristics: (1) different embeded processor, has different buses and connects
Mouthful, therefore, Bus Interface Design needs re-start design；(2) embedded computer of different function, logic function need weight
New design；(3) embedded computer of different function, matched drive software need to redesign, and software does not have adaptively
Function.
But bus interface redesigns, logic function redesigns and drive software redesign can bring insertion
Formula system hardware and software design period length and the high problem of design cost.
Summary of the invention
It is an object of the invention to overcome the above-mentioned prior art, the software for providing a kind of embedded system is adaptive
Multifunctional controller.
In order to achieve the above objectives, the present invention is achieved by the following scheme:
A kind of multifunctional controller that the software of embedded system is adaptive, including bus interface module, global multichannel are total
Line interface conversion module, global register control module and functional module；If bus interface module includes the bus of dry type
Interface unit, functional module include the functional unit of several types, all Bus Interface Units, global register control module and
All functional units are bi-directionally connected with global multiple bus interface modular converter；Bus interface module, global multiple bus connect
Global macrodefinition configuration module and global parameter are respectively provided in mouth conversion module, functional module and global register control module
Configuration module；Bus Interface Unit is used to the corresponding bus interface of own type being converted to the first Wishbone bus interface；
Global multiple bus interface modular converter is used to the first Wishbone bus interface being converted to the second of preset quantity
Wishbone bus interface, wherein the 2nd Wishbone bus interface is connect with global register control module all the way, remaining road
2nd Wishbone bus interface is connected from different functional units respectively；Global register control module is multi-functional for depositing
Bus interface information, functional unit information and the interrupt status information of controller；Functional unit is for realizing own type pair
The embedded system function and every kind of functional unit answered distribute different fixed physical address spaces；Global macrodefinition configures mould
Block is used to choose the Bus Interface Unit and preset functional unit of preset kind；The Bus Interface Unit of selection is open shape
State, remaining Bus Interface Unit are in off state；The functional unit of selection is in an open state, remaining functional unit is to close shape
State；Global parameter configuration module is used to control quantity, the clock frequency, warm reset time, function of the functional unit of opening state
Version and memory capacity.
A further improvement of the present invention lies in that:
Global register control module includes bus interface information register, function type register and interrupt status deposit
Device；First bus interface information register, function type register and interrupt status register with the 2nd Wishbone bus
Interface connection；First bus interface information register be used to deposit the bus interface type of multifunctional controller, interrupt type and
Interrupt pin；Function type register is used to deposit the type and quantity of each functional unit；Interrupt status register and all
Functional unit is all connected with, for determining that multifunctional controller currently generates the corresponding functional unit of interrupt source of interruption.
If each of functional unit of dry type functional unit includes local multiple bus gating control module, office
Portion's register control module and several function control device modules；Local multiple bus gating control module, local register control
Module and several function control device modules are connect with the 2nd Wishbone bus interface；Local multiple bus gates control module
For the 2nd Wishbone bus interface to be converted to the 3rd Wishbone bus interface of preset quantity, the 3rd Wishbone is total
Line interface is connect with local register control module and several function control device modules respectively；Local register control module is used for
The essential information and software development demand of the functional unit are deposited, and resets control, interrupt control and timing control function；Function
Device module be can control for realizing the function of the functional unit corresponding types.
Each functional unit includes up to 32 function control device modules.
Local register control module includes the second bus interface information register, functional information register, clock frequency
Register, warm reset register, warm reset time setting register, interrupt control register and timer register；Wherein,
Two lines bus interface message register, functional information register, clock frequency register, warm reset register, warm reset time set
It sets register, interrupt control register and timer register to connect with the 3rd Wishbone bus interface, interrupts control and post
Storage is all connected with several function control device modules；Second bus interface information register is for depositing multifunctional controller bus
Interface type, interrupt type and interrupt pin information；Functional information register be used for deposit the functional unit controller type,
Version, number of passages, multi-functional mark and function enabler flags；Clock frequency register be used for deposit the functional unit when
Clock frequency；Warm reset register is used for the warm reset of the functional unit；The warm reset time, setting register was for being arranged the function
The time of the warm reset of unit；The interruption that interrupt control register deposits every the 3rd Wishbone bus interface of road is enabled and is interrupted
State enables and disables and inquires interrupt status for controlling to interrupt；When interrupting enabled, function control device module reaches pre-
If when interrupt condition, generating interrupt signal and sending；When interruption is forbidden, function control device module reaches default interrupt condition
When, generate interrupt status；What timer register was used to deposit each event occurs the moment and when two events occur
Between be spaced；Functional information register is used to deposit the essential information and software development demand of the functional unit.
When functional unit is I2C communication function unit, functional information register also deposits master/slave kernel function mark；When
When functional unit is switching value input and output functional unit, functional information register also deposits filter function mark, along counting function
It can mark, frequency measurement function mark and the wide function mark of survey；When functional unit is DA output function unit, functional information register
Also deposit mode capabilities mark and FIFO function mark；When functional unit is that AD acquires functional unit, functional information register
Also storage receipt adopts function mark, follows and adopt function mark, analog switch type code and storage class mark.
The type of Bus Interface Unit includes that pci bus interface unit, LOCAL Bus Interface Unit, AVALON bus connect
Mouth unit, AXI Bus Interface Unit, EMIF Bus Interface Unit, PLB Bus Interface Unit and LPB Bus Interface Unit.
The type of functional unit include UART communication function unit, CAN communication functional unit, HDLC communication function unit,
H485 communication function unit, H422 communication function unit, I2C communication function unit, switching value input and output functional unit, AD are adopted
Collect functional unit, DA output function unit and 1553b communication function unit.
Compared with prior art, the invention has the following advantages:
A variety of embedded type bus interface units have designed completion in the present invention, are realized by global macrodefinition configuration module
The gating of Bus Interface Unit and cutting, Bus Interface Design do not need to redesign；The common function of a variety of embedded systems
Completion has been designed by several functional units, has been realized by configuring global macrodefinition configuration module and global parameter configuration module
The gating of functional unit and cutting, logic function do not need to redesign；Meanwhile as long as according to the most of the multifunctional controller
One Full Featured drive software of Functional Design, then drive software can be by reading global register control module and part
Bus interface information, functional information and clock frequency register in register control module, obtain the multifunctional controller
In the case where middle relevant parameter, software adaptation function is may be implemented in software function automatic cutting, and software function does not need again
Design.The present invention substitutes logical design by the way of configuration, and provides platform for software realization adaptation function, substantially reduces
The design cycle of embedded computer and design cost；Every kind of function module design is all made of standard Wishbone bus and connects
Mouthful, in the case where current function is inadequate, extension what's new is very convenient, and extended capability is strong.
Detailed description of the invention
Fig. 1 is structural block diagram of the invention；
Fig. 2 is the structural block diagram of interface bus module of the invention；
Fig. 3 is the structural block diagram of functional module of the invention；
Fig. 4 is the structural block diagram of functional unit in functional module of the invention；
Fig. 5 is global macrodefinition file configuration figure of the invention；
Fig. 6 is bus interface information register configuration Parameter Map of the invention；
Fig. 7 is functional type information figure of the invention；
Fig. 8 is UART functional information Parameter Map of the invention.
Wherein: 101- bus interface module；102- overall situation multiple bus interface modular converter；The control of 103- global register
Module；104- functional module；105- overall situation macrodefinition configuration module；106- global parameter configuration module；201-PCI bus interface
Unit；202-LOCAL Bus Interface Unit；203-AVALON Bus Interface Unit；204-AXI Bus Interface Unit；205-
EMIF Bus Interface Unit；206-PLB Bus Interface Unit；207-LPB Bus Interface Unit；301-UART communication function list
Member；302-CAN communication function unit；303-HDLC communication function unit；304-H485 communication function unit；305-H422 communication
Functional unit；306-I2C communication function unit；307- switching value input and output functional unit；308-AD acquires functional unit；
309-DA output function unit；310-1553b communication function unit；The part 401- multiple bus gates control module；402- innings
Portion's register control module；403-1- the first function control device module；403-2- the second function control device module；403-n- n-th
Function control device module.
Specific embodiment
In order to enable those skilled in the art to better understand the solution of the present invention, below in conjunction in the embodiment of the present invention
Attached drawing, technical scheme in the embodiment of the invention is clearly and completely described, it is clear that described embodiment is only
The embodiment of a part of the invention, instead of all the embodiments.Based on the embodiments of the present invention, ordinary skill people
The model that the present invention protects all should belong in member's every other embodiment obtained without making creative work
It encloses.
It should be noted that description and claims of this specification and term " first " in above-mentioned attached drawing, "
Two " etc. be to be used to distinguish similar objects, without being used to describe a particular order or precedence order.It should be understood that using in this way
Data be interchangeable under appropriate circumstances, so as to the embodiment of the present invention described herein can in addition to illustrating herein or
Sequence other than those of description is implemented.In addition, term " includes " and " having " and their any deformation, it is intended that cover
Cover it is non-exclusive include, for example, the process, method, system, product or equipment for containing a series of steps or units are not necessarily limited to
Step or unit those of is clearly listed, but may include be not clearly listed or for these process, methods, product
Or other step or units that equipment is intrinsic.
The invention will be described in further detail with reference to the accompanying drawing:
Referring to Fig. 1-4, the adaptive multifunctional controller of the software of embedded system of the present invention, including bus interface module
101, global multiple bus interface modular converter 102, global register control module 103 and functional module 104；Bus interface
If module 101 includes the Bus Interface Unit of dry type, if functional module 104 includes the functional unit of dry type, all buses
Interface unit, global register control module 103 and all functional units with global multiple bus interface modular converter 102 pairs
To connection；Global macrodefinition is respectively provided in bus interface module 101, functional module 104 and global register control module 103
Configuration module 105 and global parameter configuration module 106.The type of Bus Interface Unit include pci bus interface unit 201,
LOCAL Bus Interface Unit 202, AVALON Bus Interface Unit 203, AXI Bus Interface Unit 204, EMIF bus interface list
Member 205, PLB Bus Interface Unit 206 and LPB Bus Interface Unit 207.The type of functional unit includes UART communication function
Unit 301, CAN communication functional unit 302, HDLC communication function unit 303, H485 communication function unit 304, H422 communicate function
Energy unit 305, I2C communication function unit 306, switching value input and output functional unit 307, AD acquisition functional unit 308, DA are defeated
Functional unit 309 and 1553b communication function unit 310 out.
Bus Interface Unit is used to the corresponding bus interface of own type being converted to the first Wishbone bus interface；Entirely
Office's multiple bus interface modular converter 102 is for being converted to the second of preset quantity for the first Wishbone bus interface
Wishbone bus interface, wherein the 2nd Wishbone bus interface is connect with global register control module 103 all the way,
Bis- Wishbone bus interface of Yu Lu is connected from different functional units respectively.
Global register control module 103 be used to deposit the bus interface information of multifunctional controller, functional unit information,
And interrupt status information；Global register control module 103 include bus interface information register, function type register and
Interrupt status register；First bus interface information register, function type register and interrupt status register are with second
The connection of Wishbone bus interface；First bus interface information register is used to deposit the bus interface class of multifunctional controller
Type, interrupt type and interrupt pin；Function type register is used to deposit the type and quantity of each functional unit；Interrupt status
Register is all connected with all functional units, for determining that multifunctional controller currently generates the corresponding function of interrupt source of interruption
Unit.
Functional unit is for realizing the corresponding embedded system function of own type and every kind of functional unit distributes difference
Fixed physical address space；Each functional unit includes local multiple bus gating control module 401, local register
Control module 402 and several function control device modules；Local multiple bus gating control module 401, local register control mould
Block 402 and several function control device modules are connect with the 2nd Wishbone bus interface；Local multiple bus gating control mould
Block 401 is used to be converted to the 2nd Wishbone bus interface the 3rd Wishbone bus interface of preset quantity, third
Wishbone bus interface is connect with local register control module 402 and several function control device modules respectively.Wherein, each
A functional unit includes up to 32 function control device modules.Local register control module 402 is for depositing the functional unit
All essential informations and software development demand, and reset control, interrupt control and timing control function；Function control device mould
Block for realizing the functional unit corresponding types function.
Local register control module 402 includes the second bus interface information register, functional information register, clock frequency
Rate register, warm reset register, warm reset time setting register, interrupt control register and timer register；Wherein,
Second bus interface information register, functional information register, clock frequency register, warm reset register, warm reset time
Setting register, interrupt control register and timer register are connect with the 3rd Wishbone bus interface, interrupt control
Register is all connected with several function control device modules；Second bus interface information register is total for depositing multifunctional controller
The information such as line interface type, interrupt type and interrupt pin；Functional information register is used to deposit the controller of the functional unit
Type, version, number of passages, multi-functional mark and function enabler flags；Clock frequency register is for depositing the function list
The clock frequency of member；Warm reset register is used for the warm reset of the functional unit；The warm reset time, setting register was for being arranged
The time of the warm reset of the functional unit；The interruption that interrupt control register deposits every the 3rd Wishbone bus interface of road is enabled
And interrupt status, interrupt status is enabled and disabled and inquired for controlling to interrupt；When interrupting enabled, function control device module
When reaching default interrupt condition, generates interrupt signal and send；When interruption is forbidden, function control device module reaches default interruption
When condition, interrupt status is generated；Timer register is used to deposit the generation moment of each event and two events occur
Time interval；Functional information register is used to deposit all essential informations and software development demand of the functional unit.
Wherein, when functional unit is I2C communication function unit 306, functional information register also deposits master/slave kernel function
Mark；When functional unit is switching value input and output functional unit 307, functional information register also deposits filter function mark
Will along tally function mark, frequency measurement function mark and surveys wide function mark；When functional unit is DA output function unit 309,
Functional information register also deposits mode capabilities mark and FIFO function mark；When functional unit is that AD acquires functional unit 308
When, functional information register also storage receipt adopts function mark, follows and adopt function mark, analog switch type code and storage class mark
Will.
Global macrodefinition configuration module 105 is used to choose the Bus Interface Unit and preset function list of preset kind
Member；The Bus Interface Unit of selection is in an open state, remaining Bus Interface Unit is in off state；The functional unit of selection is to beat
Open state, remaining functional unit are in off state；Global parameter configuration module 106 is used to control the functional unit of opening state
Quantity, clock frequency, warm reset time, feature release and memory capacity.
The following detailed description of the principle of the present invention:
According to common embeded processor type and bus interface type, multiple bus interface is designed, by global macro
Define the bus interface that the selection of configuration module 105 needs；According to communication function common in embedded computer, acquisition function and
Other function, designs a kind of multifunctional controller, and the design of each function is wanted according to embedded computer function correlation
Design is sought, the function of needing by global macrodefinition configuration module 105 and the selection of global parameter configuration module 106 and each function
The quantity of energy；The demand disposably designed according to software, in global register control module 103 and local register control module
Private space is set in 402, for configure bus interface type, interrupt type, function type, each function relevant parameter, when
The element that the software designs such as clock frequency need, software realize software certainly by that can be cut automatically after obtaining these elements
It adapts to, software is without redesigning.
Referring to Fig. 1, the adaptive multifunctional controller of the software of embedded system of the present invention, mainly by 5 basic modules
Composition, specifically includes: bus interface module 101；Global multiple bus interface modular converter 102；Global register control module
103；Functional module 104；Global macrodefinition configuration module 105；Global parameter configuration module 106；It is bus interface module 101, complete
It is global macro fixed to be respectively provided in office's multiple bus interface modular converter 102, global register control module 103 and functional module 104
Adopted configuration module 105 and global parameter configuration module 106.
Referring to fig. 2, bus interface module 101 is mainly made of 7 basic modules, is specifically included: pci bus interface unit
201, LOCAL Bus Interface Units 202, AVALON Bus Interface Unit 203, AXI Bus Interface Unit 204, EMIF bus connect
Mouth unit 205, PLB Bus Interface Unit 206 and LPB Bus Interface Unit 207；Wherein, this seven modules can arbitrarily be cut out
It cuts, only retains a Bus Interface Unit.
Pci bus interface unit 201 is internally embedded pci bus controller, realizes pci bus agreement, completes pci bus
Interface sequence is converted into the function of Wishbone bus interface timing.LOCAL Bus Interface Unit 202 is completed LOCAL bus and is connect
Mouthful timing sequence conversion at Wishbone bus interface timing function.AVALON Bus Interface Unit 203 is completed AVALON bus and is connect
Mouthful timing sequence conversion at Wishbone bus interface timing function.AXI Bus Interface Unit 204 completes AXI bus interface timing
It is converted into the function of Wishbone bus interface timing.EMIF Bus Interface Unit 205 completes the conversion of EMIF bus interface timing
At the function of Wishbone bus interface timing.PLB Bus Interface Unit 206 is completed PLB bus interface timing and is converted into
The function of Wishbone bus interface timing.LPB Bus Interface Unit 207 is completed LPB bus interface timing and is converted into
The function of Wishbone bus interface timing.
Global multiple bus interface modular converter 102 the first Wishbone bus interface will be converted into multichannel second all the way
The function of Wishbone bus interface, wherein the 2nd Wishbone bus interface and global register control module 103 connect all the way
It connects, remaining the 2nd Wishbone bus interface of road is connected from different functional units respectively；
Each functional unit is assigned with different fixed physical address spaces, and software accesses the address by processor
Space can read and write the register in the functional unit, realize the control to the functional unit.
Global register control module 103 is internally integrated bus interface information register, function type register and interruption
Status Type register etc..Wherein, bus interface information register definitions processor interface type, interrupt type and interruption is drawn
Foot, function quantity and function type, interrupt status type register in the function type register definitions controller are used for
Determine that multifunctional controller currently generates the corresponding functional unit of interrupt source of interruption.Software can pass through bus interface read operation
Obtain these information.
Referring to Fig. 3, functional module 104 is mainly made of 10 functional units, is specifically included: UART communication function unit
301, CAN communication functional unit 302, HDLC communication function unit 303, H485 communication function unit 304, H422 communication function list
Member 305, I2C communication function unit 306, switching value input and output functional unit 307, AD acquire functional unit 308, DA output work
It can unit 309 and 1553b communication function unit 310；Wherein, this ten modules can be cut randomly, can retain one or
The multiple functional units of person.
UART communication function unit 301 is internally integrated local multiple bus gating control module 401, local register control
Module 402 and asynchronous serial port UART controller module realize multichannel UART communication function.CAN communication functional unit 302, it is internal
Integrated part multiple bus gating control module 401401, local register control module 402 and CAN controller module, are realized
Multichannel CAN communication function.HDLC communication function unit 303303 is internally integrated local multiple bus gating control module 401, office
Portion's register control module 402 and synchronous serial interface hdlc controller module realize multichannel HDLC communication function.H485 communication function
Unit 304 is internally integrated local multiple bus gating control module 401401, local register control module 402 and customized
485 controller module at a high speed realizes multichannel H485 communication function.It is total to be internally integrated local multichannel for H422 communication function unit 305
Control module 401, local register control module 402 and customized high-speed controller module are led in line selection, realize that multichannel H422 is logical
Telecommunication function.I2C communication function unit 306 is internally integrated local multiple bus gating control module 401, local register control
Module 402 and I2C controller module realize multipath I 2 C communication function.Switching value input and output functional unit 307, is internally integrated
Local multiple bus gating control module 401, local register control module 402 and asynchronous switch amount controller module, are realized
Multi-way switching values input and output function.AD acquires functional unit 308, be internally integrated local multiple bus gating control module 401,
Local register control module 402 and AD controller module realize that multi-disc/multi-channel A/D acquires function.DA output function unit
309, it is internally integrated local multiple bus gating control module 401, local register control module 402 and DA controller module,
Realize multi-disc/multichannel DA output function.1553b communication function unit 310 is internally integrated local multiple bus gating control module
401, local register control module 402 and 1553b interface sequence control module realize that multi-disc 1553b chip interface converts function
Energy.
Referring to fig. 4, the internal structure of each functional unit includes that local multiple bus gates control module 401, is locally posted
Storage control module 402 and n controller module 403-1,403-2 are to 403-n.
Local multiple bus gates control module 401, realizes that the 2nd wishbone general line system is at multichannel third all the way
Wishbone bus functionality is connected with local register control module 402 and multiple corresponding function controller modules respectively.
Local register control module 402 is internally integrated bus interface information register, functional information register, clock
Frequency register, warm reset register, warm reset time setting register, interrupt control register and timer register etc..
Wherein, bus interface information register definitions processor interface type, interrupt type and interrupt pin, the register and global
Bus interface information register in register control module 103 is consistent；The functional information register definitions functional unit
Controller type, version, number of passages, multi-functional mark, function enabler flags, also define in I2C communication function unit 306
Master/slave kernel function mark, also defined in input and output functional unit filter function mark, along tally function mark, survey
Frequency function mark and the wide function mark of survey, also define in AD acquisition functional unit 308 and singly adopt function mark, follow and adopt function mark
Will, analog switch type code and storage class mark, also defined in DA output function unit 309 mode capabilities mark,
FIFO function mark；The clock frequency that the clock frequency register definitions functional module 104 uses；Warm reset register is used for
Realize the warm reset function to each functional module 104；Warm reset time setting register is used to be arranged the time of warm reset；It interrupts
Controller is enabled comprising the interruption of individual channel and interrupt status, interrupts shape for controlling to interrupt to enable and disable and inquire
State；Timer register may be implemented not reset clocking capability in 10,000 years for realizing one 64 timers.
First function control device module 403-1, the second function control device module 403-2 are to the n-th function control device module
403-n, this n module are the function single channel/monolithic function control device modules, and the maximum value of n is 32, each function control device mould
The function of block is consistent, is assigned to different physical address spaces.
In Fig. 1,2,3 and 4, solid line module is the module that can not be cut, and dotted line module is the module that can be cut.
Global macrodefinition configuration module 105 and global parameter configuration module 106 are devised in the present invention；Global macrodefinition is matched
Setting module 105 is a global macrodefinition file " global_define.v ", and global parameter configuration module 106 is an overall situation
Parameter File " global_param.v ".In the controller each bus interface and Functional Design all with global macrodefinition file
In order it is related to the parameter in global parameter file, so, realized by way of configuring global macrodefinition file interface,
Function and resource can be cut, and by configuring the relevant parameter in global parameter file, realize that function quantity can be cut.Join in the overall situation
The relevant parameter of software adaptation function needs is defined in number file, and provides platform for software realization adaptation function.
The process that interface, function and the resource of controller can be cut is as follows: (1) in global macrodefinition file, using
The bus interface type needed is opened in " define " order；(2) in global macrodefinition file, being ordered to open with " define " is needed
The function type wanted；(3) in global parameter file, the quantity of each function and soft is configured with the order of " parameter "
The relevant parameter that part needs, including interface message register, functional information register, clock frequency register；(4) it is configuring
After relevant parameter in global macrodefinition file and global parameter file, the code of the bus interface and correlation function that need can quilt
It remains, the code of unwanted bus interface and correlation function can be annotated, the interface bus and correlation function being annotated
Resource will not be occupied.
Assuming that needing an EMIF bus interface, 5 road UART communication functions, 3 tunnel CAN communication functions are needed, 2 road I2C lead to
Telecommunication function, 1 road 1553b communication function, referring to Fig. 5, global macrodefinition file configuration, wherein " // " indicates that subsequent code is note
Code is released, device identification will not be compiled.Referring to Fig. 6, bus interface information register configuration parameter；Referring to Fig. 7, function type letter
Breath；Referring to Fig. 8, UART functional information parameter definition is as follows, and the parameter definition method of other function is similar.
The method for providing software realization adaptive platform is as follows: (1) being that software has been realized in the multi-functional control first
The drive software function of device maximization logic function；(2) interface message register is read by processor, obtains bus interface class
The software code for belonging to the bus interface type is accurately positioned in type, interrupt type and interrupt pin information；(3) pass through processor
Read functions type register obtains the functional type that the controller is included, and retains the function-driven software code of needs；
(4) by processor read functions information register, the quantity and other parameters of each function is obtained, the function of needs is retained
Energy；(5) by processor read clock frequency register, obtain clock frequency used in each function, for configure and
The other parameters of time correlation；(6) according to the operation instruction of each function, the drive software of each function is completed.
With Verilog HDL language, present invention is described, and completes logic synthesis and placement-and-routing, by the controller
Logical design is mapped in programmable logic device and realizes, and tests the function of multifunctional controller.Test result table
The bright present invention has good exploitativeness, and performance meets expection.
The present invention is directed to different embeded processors, provides different bus interface, configures mould by global macrodefinition
Block 105 realizes bus interface selection, and Bus Interface Design does not need to redesign；The embedded computer logic function of different function
It can realize that logic function does not need to redesign by global macrodefinition configuration module 105 and global parameter configuration module 106；
The matched drive software of the embedded computer of different function does not need to redesign, and software has adaptation function；With the overall situation
The mode that macrodefinition configuration module 105 and global parameter configuration module 106 carry out configuration file substitutes logical design, and realizes soft
Part adaptation function, greatly reduce embedded computer design cycle is short and design cost；Each functional module 104 is set
Meter uses standard Wishbone bus interface, and in the case where current function is inadequate, extension what's new is very convenient, propagation energy
Power is strong.
The above content is merely illustrative of the invention's technical idea, and this does not limit the scope of protection of the present invention, all to press
According to technical idea proposed by the present invention, any changes made on the basis of the technical scheme each falls within claims of the present invention
Protection scope within.
Claims (8)
1. a kind of multifunctional controller that the software of embedded system is adaptive, which is characterized in that including bus interface module
(101), global multiple bus interface modular converter (102), global register control module (103) and functional module (104)；
Bus interface module (101) is if include the Bus Interface Unit of dry type, and functional module (104) is if include the function of dry type
Can unit, all Bus Interface Units, global register control module (103) and all functional units with global multiple bus
Interface modular converter (102) is bi-directionally connected；Bus interface module (101), global multiple bus interface modular converter (102), function
Global macrodefinition configuration module (105) and global ginseng are respectively provided in energy module (104) and global register control module (103)
Number configuration module (106)；
Bus Interface Unit is used to the corresponding bus interface of own type being converted to the first Wishbone bus interface；
Global multiple bus interface modular converter (102) is used to being converted to the first Wishbone bus interface into the of preset quantity
Two Wishbone bus interface, wherein the 2nd Wishbone bus interface and global register control module (103) connect all the way
It connects, remaining the 2nd Wishbone bus interface of road is connected from different functional units respectively；
Global register control module (103) be used to deposit the bus interface information of multifunctional controller, functional unit information, with
And interrupt status information；
Functional unit is for realizing the corresponding embedded system function of own type and every kind of functional unit distributes different consolidate
Determine physical address space；
Global macrodefinition configuration module (105) is used to choose the Bus Interface Unit and preset functional unit of preset kind；
The Bus Interface Unit of selection is in an open state, remaining Bus Interface Unit is in off state；The functional unit of selection is to open
State, remaining functional unit are in off state；
When global parameter configuration module (106) is used to control the quantity of the functional unit of opening state, clock frequency, warm reset
Between, feature release and memory capacity.
2. the adaptive multifunctional controller of the software of embedded system according to claim 1, which is characterized in that described
Global register control module (103) includes bus interface information register, function type register and interrupt status register；
First bus interface information register, function type register and interrupt status register with the 2nd Wishbone bus interface
Connection；
Bus interface type, interrupt type and the interruption that first bus interface information register is used to deposit multifunctional controller are drawn
Foot；
Function type register is used to deposit the type and quantity of each functional unit；
Interrupt status register is all connected with all functional units, for determining that multifunctional controller currently generates the interruption of interruption
The corresponding functional unit in source.
3. the adaptive multifunctional controller of the software of embedded system according to claim 1, which is characterized in that described
If each of functional unit of dry type functional unit includes local multiple bus gating control module (401), part
Register control module (402) and several function control device modules；Local multiple bus gating control module (401), part are posted
Storage control module (402) and several function control device modules are connect with the 2nd Wishbone bus interface；
Local multiple bus gating control module (401) is used to be converted to the 2nd Wishbone bus interface the of preset quantity
Three Wishbone bus interface, the 3rd Wishbone bus interface respectively with local register control module (402) and several function
It can control the connection of device module；
Local register control module (402) is used to deposit the essential information and software development demand of the functional unit, Yi Jifu
Control and timing control function are interrupted in position control；
Function control device module for realizing the functional unit corresponding types function.
4. the adaptive multifunctional controller of the software of embedded system according to claim 3, which is characterized in that described
Each functional unit includes up to 32 function control device modules.
5. the adaptive multifunctional controller of the software of embedded system according to claim 3, which is characterized in that described
Local register control module (402) includes the second bus interface information register, functional information register, clock frequency deposit
Device, warm reset register, warm reset time setting register, interrupt control register and timer register；Wherein, second is total
Line interface information register, functional information register, clock frequency register, warm reset register, the setting of warm reset time are posted
Storage, interrupt control register and timer register are connect with the 3rd Wishbone bus interface, interrupt control register
It is all connected with several function control device modules；
Second bus interface information register is for depositing multifunctional controller bus interface type, interrupt type and interrupt pin
Information；
Functional information register be used to deposit the controller type of the functional unit, version, number of passages, multi-functional mark and
Function enabler flags；
Clock frequency register is used to deposit the clock frequency of the functional unit；
Warm reset register is used for the warm reset of the functional unit；
Warm reset time setting register is used to be arranged the time of the warm reset of the functional unit；
The interruption that interrupt control register deposits every the 3rd Wishbone bus interface of road enables and interrupt status, used in controlling
It is disconnected to enable and disable and inquire interrupt status；When interrupting enabled, when function control device module reaches default interrupt condition, produce
Raw interrupt signal is simultaneously sent；When interruption is forbidden, when function control device module reaches default interrupt condition, interrupt status is generated；
Timer register is used to deposit the time interval that moment and the generation of two events occurs of each event；
Functional information register is used to deposit the essential information and software development demand of the functional unit.
6. the adaptive multifunctional controller of the software of embedded system according to claim 5, which is characterized in that work as institute
State functional unit be I2C communication function unit (306) when, the functional information register also deposits master/slave kernel function mark；
When the functional unit is switching value input and output functional unit (307), the functional information register also deposits filter
Wave energy mark along tally function mark, frequency measurement function mark and surveys wide function mark；
When the functional unit is DA output function unit (309), the functional information register also deposits mode capabilities mark
Will and FIFO function mark；
When the functional unit is that AD acquires functional unit (308), the functional information register also storage receipt adopts function mark
Will is followed and adopts function mark, analog switch type code and storage class mark.
7. the adaptive multifunctional controller of the software of embedded system according to claim 1, which is characterized in that described
The type of Bus Interface Unit includes pci bus interface unit (201), LOCAL Bus Interface Unit (202), AVALON bus
Interface unit (203), AXI Bus Interface Unit (204), EMIF Bus Interface Unit (205), PLB Bus Interface Unit (206)
And LPB Bus Interface Unit (207).
8. the adaptive multifunctional controller of the software of embedded system according to claim 1, which is characterized in that described
The type of functional unit includes UART communication function unit (301), CAN communication functional unit (302), HDLC communication function unit
(303), H485 communication function unit (304), H422 communication function unit (305), I2C communication function unit (306), switching value
Input and output functional unit (307), AD acquisition functional unit (308), DA output function unit (309) and 1553b communicate function
It can unit (310).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910636303.5A CN110399317B (en) | 2019-07-15 | 2019-07-15 | Software self-adaptive multifunctional controller of embedded system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910636303.5A CN110399317B (en) | 2019-07-15 | 2019-07-15 | Software self-adaptive multifunctional controller of embedded system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110399317A true CN110399317A (en) | 2019-11-01 |
| CN110399317B CN110399317B (en) | 2020-12-25 |
Family
ID=68325455
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910636303.5A Active CN110399317B (en) | 2019-07-15 | 2019-07-15 | Software self-adaptive multifunctional controller of embedded system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110399317B (en) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110401586A (en) * | 2019-07-26 | 2019-11-01 | 广东浪潮大数据研究有限公司 | A kind of bus communication, device, equipment and readable storage medium storing program for executing |
| CN111414325A (en) * | 2020-02-29 | 2020-07-14 | 苏州浪潮智能科技有限公司 | Method for converting Avalon bus into Axi4 bus |
| CN111611185A (en) * | 2020-06-18 | 2020-09-01 | 中国人民解放军国防科技大学 | MSI interruption filtering device with multiple PCIE ports |
| CN112328180A (en) * | 2020-11-16 | 2021-02-05 | 深圳市永联科技股份有限公司 | File management method based on single chip microcomputer |
| CN112559399A (en) * | 2020-11-27 | 2021-03-26 | 山东云海国创云计算装备产业创新中心有限公司 | DDR controller with multiple AXI interfaces and control method thereof |
| CN112948293A (en) * | 2021-02-26 | 2021-06-11 | 浪潮电子信息产业股份有限公司 | DDR arbiter and DDR controller chip of multi-user interface |
| CN114116018A (en) * | 2020-08-26 | 2022-03-01 | 比亚迪半导体股份有限公司 | Method and device for configuring chip and calling program, storage medium and electronic equipment |
| CN115203107A (en) * | 2022-09-15 | 2022-10-18 | 上海飞斯信息科技有限公司 | Bus interface configuration method and system and electronic equipment |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070130409A1 (en) * | 2005-12-06 | 2007-06-07 | Shuhsaku Matsuse | System-On-a-Chip mixed bus architecture |
| CN101593164A (en) * | 2009-07-13 | 2009-12-02 | 中国船舶重工集团公司第七○九研究所 | Based on built-in Linux from USB HID device and firmware implementation method |
| CN102681930A (en) * | 2012-05-15 | 2012-09-19 | 浪潮电子信息产业股份有限公司 | Chip-level error recording method |
| CN108509363A (en) * | 2018-03-21 | 2018-09-07 | 上海西莓电子科技有限责任公司 | A kind of chip architecture based on open system bus extension function |
| CN109831434A (en) * | 2019-01-31 | 2019-05-31 | 西安微电子技术研究所 | A kind of multi-protocol communication exchange control unit based on customized exchanging policy |
-
2019
- 2019-07-15 CN CN201910636303.5A patent/CN110399317B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070130409A1 (en) * | 2005-12-06 | 2007-06-07 | Shuhsaku Matsuse | System-On-a-Chip mixed bus architecture |
| CN101593164A (en) * | 2009-07-13 | 2009-12-02 | 中国船舶重工集团公司第七○九研究所 | Based on built-in Linux from USB HID device and firmware implementation method |
| CN102681930A (en) * | 2012-05-15 | 2012-09-19 | 浪潮电子信息产业股份有限公司 | Chip-level error recording method |
| CN108509363A (en) * | 2018-03-21 | 2018-09-07 | 上海西莓电子科技有限责任公司 | A kind of chip architecture based on open system bus extension function |
| CN109831434A (en) * | 2019-01-31 | 2019-05-31 | 西安微电子技术研究所 | A kind of multi-protocol communication exchange control unit based on customized exchanging policy |
Non-Patent Citations (2)
| Title |
|---|
| W. REMAKLUS: "On-chip bus structure for custom core logic designs", 《WESCON/98. CONFERENCE PROCEEDINGS IN IEEE》 * |
| 赵海婷、贺占庄: "面向EEPROM应用的SPI主控制器设计与实现", 《计算机系统应用》 * |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110401586A (en) * | 2019-07-26 | 2019-11-01 | 广东浪潮大数据研究有限公司 | A kind of bus communication, device, equipment and readable storage medium storing program for executing |
| CN111414325A (en) * | 2020-02-29 | 2020-07-14 | 苏州浪潮智能科技有限公司 | Method for converting Avalon bus into Axi4 bus |
| CN111414325B (en) * | 2020-02-29 | 2021-09-17 | 苏州浪潮智能科技有限公司 | Method for converting Avalon bus into Axi4 bus |
| US11657011B2 (en) | 2020-02-29 | 2023-05-23 | Inspur Suzhou Intelligent Technology Co., Ltd. | Avalon-to-Axi4 bus conversion method |
| CN111611185A (en) * | 2020-06-18 | 2020-09-01 | 中国人民解放军国防科技大学 | MSI interruption filtering device with multiple PCIE ports |
| CN114116018A (en) * | 2020-08-26 | 2022-03-01 | 比亚迪半导体股份有限公司 | Method and device for configuring chip and calling program, storage medium and electronic equipment |
| CN112328180A (en) * | 2020-11-16 | 2021-02-05 | 深圳市永联科技股份有限公司 | File management method based on single chip microcomputer |
| CN112559399A (en) * | 2020-11-27 | 2021-03-26 | 山东云海国创云计算装备产业创新中心有限公司 | DDR controller with multiple AXI interfaces and control method thereof |
| CN112948293A (en) * | 2021-02-26 | 2021-06-11 | 浪潮电子信息产业股份有限公司 | DDR arbiter and DDR controller chip of multi-user interface |
| CN115203107A (en) * | 2022-09-15 | 2022-10-18 | 上海飞斯信息科技有限公司 | Bus interface configuration method and system and electronic equipment |
| CN115203107B (en) * | 2022-09-15 | 2023-01-17 | 上海飞斯信息科技有限公司 | Bus interface configuration method and system and electronic equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110399317B (en) | 2020-12-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110399317A (en) | A kind of multifunctional controller that the software of embedded system is adaptive | |
| CN104915303B (en) | High speed digital I based on PXIe buses/O systems | |
| US8724665B2 (en) | Pseudo-synchronous time division multiplexing | |
| CN111444123B (en) | Automatic reading control system and method of SPI (Serial peripheral interface) based on hardware acceleration | |
| CN103870421B (en) | A kind of serial line interface based on FPGA and PWM combination application IP kernel device | |
| CN207625572U (en) | One kind being used for Ethernet pattern configurations time-sharing multiplex interface circuit | |
| US8675681B2 (en) | Communication within an integrated circuit including an array of interconnected programmable logic elements | |
| CN106294239A (en) | A kind of peripheral bus APB bus bridge | |
| CN107391422A (en) | multi-path asynchronous serial communication data access system and method | |
| CN104424367B (en) | A kind of process mapping method and integrated circuit optimizing register control signal | |
| CN105404728B (en) | A kind of layout method more controlling signal based on fpga chip | |
| CN103123658A (en) | Programmable logic array intellectual property (IP) core and system integration method thereof | |
| CN107390575A (en) | A kind of configurable low speed PAD, there is intelligent restructural interface BMC chip | |
| CN201774507U (en) | Multipath digital pulse generator | |
| CN112347733A (en) | Integrated circuit layout initialization and optimization method, device, storage medium and equipment | |
| CN1879096A (en) | A bus interface converter capable of converting AMBA AHB bus protocol into i960-like bus protocol | |
| CN104750648B (en) | One-way communication control device and method based on dual-wire bus | |
| CN108616570B (en) | Asymmetric threshold service polling system based on FPGA | |
| Pannuto et al. | MBus: A system integration bus for the modular microscale computing class | |
| CN110008162A (en) | A kind of buffer interface circuit and the methods and applications based on the circuit transmission data | |
| CN106326172B (en) | A kind of APB bus slave Interface Expanding circuit and its application method | |
| CN111212000B (en) | Exchange backplate based on PXIe bus | |
| CN205725785U (en) | A kind of parallel data synchronous acquisition device | |
| CN106683694A (en) | Rate-adaptive storer interface circuit | |
| CN209055942U (en) | A kind of multifunctional multiplexing interface circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |