CN201774507U - Multipath digital pulse generator - Google Patents

Multipath digital pulse generator Download PDF

Info

Publication number
CN201774507U
CN201774507U CN2010205127561U CN201020512756U CN201774507U CN 201774507 U CN201774507 U CN 201774507U CN 2010205127561 U CN2010205127561 U CN 2010205127561U CN 201020512756 U CN201020512756 U CN 201020512756U CN 201774507 U CN201774507 U CN 201774507U
Authority
CN
China
Prior art keywords
chip
pulse
output
digital pulse
chip microcomputer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2010205127561U
Other languages
Chinese (zh)
Inventor
汪建平
何海
徐如海
禹光华
黄炜
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 14 Research Institute
Original Assignee
CETC 14 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 14 Research Institute filed Critical CETC 14 Research Institute
Priority to CN2010205127561U priority Critical patent/CN201774507U/en
Application granted granted Critical
Publication of CN201774507U publication Critical patent/CN201774507U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

The utility model relates to a multipath digital pulse generator which comprises an AT89C51 single chip microcomputer of the ATMEL company, five EPM7160 chips of the ALTERA company and two output driving chips, wherein the output driving chips comprise SN54LS244 and AM26LS31; and an upper computer transmits all control datum to the AT89C51 single chip microcomputer by a serial port, the AT89C51 single chip microcomputer receives the datum and then transmits the datum to the corresponding EPM7160 chips, and the generated pulse can lead the SN54LS244 output driving chip to output a standard TTL signal and can lead the AM26LS31 chip to offer a digital pulse output signal for transmitting a differential signal. The multipath digital pulse generator is simple in design, small in size, free of space occupancy, low in cost, high in flexibility, and strong in operability.

Description

The multi-path digital pulse generator
Technical field
The utility model relates to a kind of pulse generator, relates in particular to a kind of multi-path digital pulse generator, belongs to areas of information technology.
Background technology
The multi-path digital pulse generator is a kind of electronic installation that multichannel can be provided with the digital pulse signal parameter at any time that produces.
Current have two kinds of solutions when needing the multi-path digital pulse in each class testing: one is to use the general purpose instrument signal source to produce the digit pulse that parameter can be set at any time, shortcoming is that a normal signal source instrument can only provide one road pulse signal, just need a plurality of signal sources if desired during the multi-path digital pulse, so not only there is the stationary problem between signal source, and the signal source instrument costs an arm and a leg, be difficult to be equipped with simultaneously many signal sources, cost is too high.The pulse signal that second method is to use home-built equipment to provide, it can provide the multiplex pulse signal simultaneously, and shortcoming is when we need change the pulse signal parameter, must change relevant hardware.These two kinds of methods all have significant disadvantages, have limited the scope of using greatly, and operating efficiency can not effectively improve.
The utility model content
Technical problem to be solved:
Provide a kind of design easy at above not enough the utility model, with low cost, multi-path digital pulse generator simple to operate, this multi-path digital pulse generator had both solved the problem that can change pulse parameter at any time, mutual time-delay relation between each pulse can be set again, except that using, can also be used to linearity, the stability of other electronic instruments of Testing And Regulating as the normal signal source.
Technical scheme:
A kind of multi-path digital pulse generator comprises the AT89C51 single-chip microcomputer of atmel corp, the EPM7160 chip of five ALTERA companies, and the output chip for driving, the output chip for driving comprises SN54LS244 and AM26LS31; Host computer is issued the AT89C51 single-chip microcomputer with all control datas by serial ports, the AT89C51 single-chip microcomputer is issued corresponding EPM7160 chip with data after receiving data, the pulse that produces can be provided the digit pulse output signal of differential signal transmission simultaneously by the TTL signal of output chip for driving SN54LS244 outputting standard by the AM26LS31 chip.
Beneficial effect:
Design of the present utility model is easy, and size is little, does not take up space, and is with low cost, and flexibility is higher.Operability is stronger.
Description of drawings
Fig. 1 is a fundamental diagram of the present utility model.
Embodiment
Below in conjunction with the drawings and specific embodiments the utility model is done explanation in further detail.
As shown in Figure 1, this multi-path digital pulse generator comprises the AT89C51 single-chip microcomputer of atmel corp, the EPM7160 chip of five ALTERA companies, the output chip for driving, external power source provides+the 5V power supply, computer is followed the communication of multi-path digital pulse generator by serial ports, on the digital pulse generator in five EPM7160 chips a slice be to provide clock and allocation of parameters data to circuit, other four produce concrete digital pulse signal respectively, the output chip for driving comprises SN54LS244 and AM26LS31, the SN54LS244 chip provides the digit pulse output signal of Transistor-Transistor Logic level, and the AM26LS31 chip provides the digit pulse output signal of differential signal transmission.
The course of work: the digit pulse Control Parameter is provided by host computer, host computer is issued the AT89C51 single-chip microcomputer with all control datas, single-chip microcomputer is issued corresponding EPM7160 chip with data after receiving data, in the EPM7160 chip, supplemental characteristic is put into register, comparator is set and each parameter compares, one counter is set as the counting basis, when rolling counters forward when consistent with the set pulse period, counter reset, restart counting, finished the generation of pulse period like this.If when unconnected, directly produce pulse front edge, when the counter meter when equating with pulsewidth, pulsewidth count comparator output pulse back edge has so just been finished unconnected pulse generation, the cycle between each road is separate in this case.When having mutual time-delay to concern between the several, their cycle must be identical, and this moment is just meaningful.The delay pulse that arrives set pulse when the counter meter produces pulse front edge during the time, when the counter meter produces pulse back edge when delay time adds pulse width time, so just finished the generation of a complete cycle pulse.Generation is set similarly between other each pulse, has only mutual time-delay relation just need be set between the synperiodic pulse group, do not need to be provided with the time-delay relation between the pulse group of different cycles, the time-delay relation is defaulted as 0.
The pulse that produces can also be provided the digit pulse output signal of differential signal transmission simultaneously by the AM26LS31 chip by the TTL signal of chip for driving SN54LS244 outputting standard.Selecting crystal oscillation frequency for use is under the 10MHz situation, and minimum pulse width is 0.1 delicate, and maximum cycle is 40 milliseconds.
Though the utility model with preferred embodiment openly as above; but they are not to be used for limiting the utility model; anyly be familiar with this skill person; in the spirit and scope that do not break away from the utility model; can do various variations or retouching from working as, what therefore protection range of the present utility model should be defined with the application's claim protection range is as the criterion.

Claims (1)

1. multi-path digital pulse generator is characterized in that: comprise the AT89C51 single-chip microcomputer of atmel corp, and the EPM7160 chip of five ALTERA companies, the output chip for driving, the output chip for driving comprises SN54LS244 and AM26LS31; Host computer is issued the AT89C51 single-chip microcomputer with all control datas by serial ports, the AT89C51 single-chip microcomputer is issued corresponding EPM7160 chip with data after receiving data, the pulse that produces can be provided the digit pulse output signal of differential signal transmission simultaneously by the TTL signal of output chip for driving SN54LS244 outputting standard by the AM26LS31 chip.
CN2010205127561U 2010-09-01 2010-09-01 Multipath digital pulse generator Expired - Fee Related CN201774507U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010205127561U CN201774507U (en) 2010-09-01 2010-09-01 Multipath digital pulse generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010205127561U CN201774507U (en) 2010-09-01 2010-09-01 Multipath digital pulse generator

Publications (1)

Publication Number Publication Date
CN201774507U true CN201774507U (en) 2011-03-23

Family

ID=43754345

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010205127561U Expired - Fee Related CN201774507U (en) 2010-09-01 2010-09-01 Multipath digital pulse generator

Country Status (1)

Country Link
CN (1) CN201774507U (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102130468A (en) * 2011-04-13 2011-07-20 阳光电源股份有限公司 Synchronization control device, synchronization control method thereof and parallel power generating system
CN103117732A (en) * 2013-02-22 2013-05-22 哈尔滨工程大学 Multi-channel video pulse signal generation device and method
CN104467763A (en) * 2014-11-19 2015-03-25 天津光电通信技术有限公司 Multiplexed output synchronization pulse control system
CN110146755A (en) * 2019-05-16 2019-08-20 德凯认证服务(苏州)有限公司 A kind of automotive electronics electric performance test circuit system

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102130468A (en) * 2011-04-13 2011-07-20 阳光电源股份有限公司 Synchronization control device, synchronization control method thereof and parallel power generating system
CN102130468B (en) * 2011-04-13 2013-05-22 阳光电源股份有限公司 Synchronization control device, synchronization control method thereof and parallel power generating system
CN103117732A (en) * 2013-02-22 2013-05-22 哈尔滨工程大学 Multi-channel video pulse signal generation device and method
CN103117732B (en) * 2013-02-22 2015-12-09 哈尔滨工程大学 Multi-channel video pulse signal generation device and method
CN104467763A (en) * 2014-11-19 2015-03-25 天津光电通信技术有限公司 Multiplexed output synchronization pulse control system
CN104467763B (en) * 2014-11-19 2017-06-06 天津光电通信技术有限公司 Multiple-channel output synchronized-pulse control system
CN110146755A (en) * 2019-05-16 2019-08-20 德凯认证服务(苏州)有限公司 A kind of automotive electronics electric performance test circuit system
CN110146755B (en) * 2019-05-16 2022-03-18 德凯认证服务(苏州)有限公司 Electronic and electrical performance test circuit system for automobile

Similar Documents

Publication Publication Date Title
CN103870421B (en) A kind of serial line interface based on FPGA and PWM combination application IP kernel device
CN201774507U (en) Multipath digital pulse generator
CN102354256A (en) Multi-channel synchronizing signal generator based on field program gate array (FPGA) and AD9959
CN101408553B (en) Rotary peed-measuring and frequency outputting device
CN203608206U (en) Universal airborne radio frequency module test platform
CN109541994A (en) A kind of real-time acquisition system and its acquisition method of high anti-interference ability
CN202043085U (en) Full process adjustable digital pulse width modulator based on oscillation ring circuit
CN105842653A (en) Simultaneous acquisition test circuit used for electric energy and clock pulses of electric energy meter
CN201909847U (en) Double-channel digital signal acquisition device on basis of VXI (VME <Virtual Machine Enviroment> bus Extension for Instrumentation) interface
CN103401540B (en) Based on the Programmable pulse width generator of TMS320VC5402 chip
CN205176133U (en) Electric energy meter based on SOC measures chip
CN201173949Y (en) Three phase electrical energy meter based on NIOS IImicroprocessor
CN102253280A (en) Single-phase remote charge-control carrier intelligent electric energy meter
CN203387478U (en) TMS320VC5402 chip-based programmable pulse width modulation generator
CN104348468A (en) Pulse width self-adaptive single-bus receiver
CN207720115U (en) A kind of FPGA counter units advantageously reducing system power dissipation
CN203102268U (en) Control bus with trigger synchronization function and clock synchronization function
CN202693677U (en) Three-phase electronic electric energy meter
CN203133834U (en) 10-gigabit pass-through module
CN203012013U (en) ARM-based multi-user intelligent electric meter
CN202149916U (en) Single-phase remote charge-control carrier wave intelligent electric meter
CN205720636U (en) A kind of Acquisition Circuit while the timely clock of electric energy meter electric energy
CN203588375U (en) Multifunctional port meter
CN107728706A (en) A kind of clock generation system based on enabled Clock Tree
CN202110606U (en) Single-phase local fee-control carrier intelligent energy meter

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20110323

Termination date: 20130901