CN110245421A - A kind of local active memristor circuit model of novel logarithm absolute value - Google Patents
A kind of local active memristor circuit model of novel logarithm absolute value Download PDFInfo
- Publication number
- CN110245421A CN110245421A CN201910515122.7A CN201910515122A CN110245421A CN 110245421 A CN110245421 A CN 110245421A CN 201910515122 A CN201910515122 A CN 201910515122A CN 110245421 A CN110245421 A CN 110245421A
- Authority
- CN
- China
- Prior art keywords
- pin
- operational amplifier
- integrated operational
- multiplier
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Amplifiers (AREA)
Abstract
The invention discloses a kind of local active memristor circuit models of novel logarithm absolute value.Integrated operational amplifier U1 and multiplier U8 in the present invention are separately connected input terminal；Integrated operational amplifier U1 is for realizing reverse phase add operation and integral operation, output signal is again returned into multiplier U5, integrated operational amplifier U2 amplifies operation for realizing reverse phase, and output signal is returned to integrated operational amplifier U1, finally acquires control and recalls the state variable for leading value.Integrated operational amplifier U3 is for realizing reverse phase add operation, reversed amplification operation and signed magnitude arithmetic(al), integrated operational amplifier U4 for realizing logarithm operation, reversely amplify operation, control function is led in recalling for being needed, multiplier U8 realization, which will be recalled, to be led control function and is multiplied with the voltage of input, and final memristor current amount is obtained.C-V characteristic of the present invention to simulate the active memristor in part substitutes the practical active memristor in part and is tested and application and research.
Description
Technical field
The invention belongs to design of electronic circuits technical fields, are related to a kind of active memristor model in part, and in particular to one
The mathematical model of the kind active memristor in the voltage-controlled part of logarithm absolute value type and the design and realization of circuit model.
Background technique
Memristor is the 4th kind of basic circuit elements in addition to resistance, capacitor and inductance, it is a kind of with Memorability
Nonlinear resistance.The concept for proposing memristor for 1971, until the laboratory HP in 2008 just finds actual memristor element.
Memristor has the characteristic of memory resistor, leads in nonvolatile storage, Digital Logical Circuits, artificial neural network etc.
Domain has important application prospect.Memristor is divided into the active memristor of passive memristor and part, and the active memristor in part has
The ability amplified small-signal, generate complicated phenomenon, in chaotic oscillating circuit, artificial neural network (analog neuron axis
Prominent characteristic) etc. fields have important application.The active memristor device in actual part is had now been found that, but not yet commercial
Change, studies it also less, also shortage mathematical model and physical model at present.Therefore, the present invention devises a kind of novel local
The mathematical model and its emulator circuit model of active memristor can study the basic of the active memristor in part with its mathematical model
Characteristic carries out Experiment of Electrical Circuits and the design of application circuit with its alternative memristor of emulator circuit model, active to part to recall
The engineer application of resistance device has important role.
Summary of the invention
In view of the above shortcomings of the prior art, the invention proposes a kind of local active memristor numbers of logarithm absolute value
Model and equivalent-circuit model are learned, to simulate the voltage-current characteristic of memristor, practical memristor is substituted and carries out circuit design
And application.
The technical solution adopted for solving the technical problem of the present invention is as follows:
The local active memristor circuit model of logarithm absolute value recalls the state variable generation circuit drawn game for leading value including controlling
The active memristor equivalent circuit in portion, control, which is recalled, to be led the state variable generation circuit of value and is completed by integrated operational amplifier U1, is generated
State variable lead control input signal as active the recalling for memristor equivalent circuit in part.Integrated operational amplifier U1 is for real
Existing reverse phase add operation, integral operation.Integrated operational amplifier U2 amplifies operation for realizing reverse phase, and multiplier U5, U6, U7 are used
In the multiplying for realizing signal.The active memristor equivalent circuit in part is by integrated operational amplifier U3, integrated operational amplifier
U4 and multiplier U8 is constituted, and integrated operational amplifier U3 is for realizing reversed add operation, reverse phase amplification operation and absolute value fortune
It calculates, integrated operational amplifier U4 reversely amplifies operation for realizing logarithm operation, the control signal needed, multiplier U8
It realizes and control signal is multiplied with the voltage signal of input, obtain final memristor current amount.
Physical circuit model includes integrated operational amplifier U1, integrated operational amplifier U2, integrated operational amplifier U3, collection
At operational amplifier U4, multiplier U5, U6, U7, U8.Described integrated operational amplifier U1, U2, U3, the U4 uses LF347；Multiply
Musical instruments used in a Buddhist or Taoist mass U5, U6, U7, U8 use AD633.
The 1st pin of integrated operational amplifier U1 by the 2nd pin of resistance R16 connection, the 2nd pin pass through resistance R1, R2,
R3, R4 are separately connected u, x4、-2x2,0.1；3rd pin ground connection；5th pin ground connection；6th pin is drawn by resistance R5 connection the 1st
Foot；7th pin passes through the 6th pin of capacitor C1 connection；4th pin connects power supply VCC；11st pin connects power supply VEE；7th draws
Foot output is x.
The 1st pin of multiplier U5 connects x；3rd pin connects x；2nd pin, the 4th pin, the 6th pin ground connection；8th draws
Foot meets power supply VCC；5th pin meets power supply VEE；The output of 7th pin is x2；The 1st pin of multiplier U6 connects x2；3rd pin connects
Connect 2；2nd pin, the 4th pin, the 6th pin ground connection；8th pin meets power supply VCC；5th pin meets power supply VEE；The output of 7th pin
For 2x2。
The 9th pin of integrated operational amplifier U2 passes through resistance R7 connection 2x2；8th pin is drawn by resistance R6 connection the 9th
Foot；3rd pin ground connection；5th pin ground connection；4th pin connects power supply VCC；11st pin connects power supply VEE；10th pin connects
Ground；The output of 8th pin is -2x2。
The 1st pin of multiplier U7 connects x2；3rd pin connects x2；2nd pin, the 4th pin, the 6th pin ground connection；8th
Pin meets power supply VCC；5th pin meets power supply VEE；The output of 7th pin is x4。
The 1st pin of integrated operational amplifier U3 is connect by resistance R10 with the 2nd pin；2nd pin by resistance R8,
R9 is separately connected x, 0.5；3rd pin ground connection；14th pin passes through the 13rd pin of resistance R12 connection；13rd pin passes through resistance
The 1st pin of R11 connection；12nd pin ground connection；4th pin connects power supply VCC；11st pin connects power supply VEE；8th pin is logical
The 9th pin of resistance R18 connection is crossed, the 9th pin passes through the 14th pin of resistance R17 connection；Multiplier U is to realize that absolute value is transported
It calculates；The 14th pin of the 1st pin connection integrated operational amplifier U3 of multiplier U；3rd pin connects integrated operational amplifier U2
The 8th pin；2nd pin, the 4th pin, the 6th pin ground connection；8th pin meets power supply VCC；5th pin meets power supply VEE；7th draws
Foot exports | x+0.5 |.
The 8th pin of integrated operational amplifier U4 passes through the 9th pin of diode D1 connection；9th pin is connected by resistance R13
Connect | x+0.5 |；10th pin ground connection；7th pin passes through the 6th pin of resistance R15 connection；6th pin passes through resistance R14 connection the
8 pins；5th pin ground connection；4th pin meets power supply VCC；11st pin connects power supply VEE；The output of 7th pin is ln | x+0.5
|。
The first pin of multiplier U8 connects u；7th pin of the 3rd pin connection integrated operational amplifier；2nd pin,
4 pins, the 6th pin ground connection；8th pin meets power supply VCC；5th pin meets power supply VEE；The output of 7th pin is i.
The present invention devises a kind of simulating equivalent circuit that can be realized the active memristor C-V characteristic in part, simulation electricity
4 integrated operational amplifier chips and 4 multipliers are contained in road, and structure is simple, current and following can not obtain practical part
In the case where active memory resistor, can replace practical devices realize circuit design relevant with locally active memristor, experiment and
Using to the locally characteristic of active memristor and application study with important practical significance.
The analog circuit for the active memristor in realization part that the present invention designs, realizes that part is active using analog circuit and recalls
The C-V characteristic for hindering device, has implemented the C-V characteristic of the active memristor in voltage-controlled part.The present invention is amplified using integrated computation
Device and analog multiplier circuit realize the corresponding operation in memristor characteristic, wherein integrated operational amplifier realizes state variable
Reverse phase add operation, integral operation, analog multiplier leads the product calculation of control function with recalling for realizing voltage.Memristor
Voltage u memristor internal state variable x is obtained by reverse phase add operation, the integral operation of integrated operational amplifier U1, it is interior
Portion state variable x passes through the reverse phase add operation of integrated operational amplifier U3, reversely amplifies operation, signed magnitude arithmetic(al) and integrate
The logarithm operation of operational amplifier U4, reversed amplification operation and the multiplying of multiplier obtain the electric current i of memristor.
Detailed description of the invention
Fig. 1 is equivalent circuit block diagram of the invention.
Fig. 2 is simulating equivalent circuit schematic diagram of the invention.
Specific embodiment
It elaborates with reference to the accompanying drawing to the preferred embodiment of the present invention.
Theoretical starting point of the invention is the novel voltage-controlled memristor mathematical model of one kind defined below:
I (t) and u (t) indicates that the electric current and voltage of the active memristor in part, variable x indicate the state of memristor.
According to the mathematical model of the active memristor in part, its equivalent-circuit model, functional-block diagram such as Fig. 1 can be designed
It is shown.
As shown in Figure 1, the active memristor simulating equivalent circuit in the voltage-controlled part of this example includes integrated operational amplifier U1, collection
At operational amplifier U2, integrated operational amplifier U3, integrated operational amplifier U4, multiplier U5, U6, U7, U8 and a small amount of resistance,
Capacitor, integrated operational amplifier U1 mainly realize reverse phase add operation and integral operation；Integrated operational amplifier U2 is mainly realized
Reversed amplification operation；Integrated operational amplifier U3 mainly realizes reverse phase add operation, reversely amplifies operation, signed magnitude arithmetic(al)；Collection
Logarithm operation is mainly realized at operational amplifier U4, reversely amplifies operation；Multiplier U5, U6, U7, U8 realize the phase of two signals
Multiplication.U1, U2, U3, U4 use LF324, and U5, U6, U7, U8 use AD633, and LF324, AD633 are the prior art.
As shown in Fig. 2, 2 operational amplifiers are integrated in integrated operational amplifier U1, the of integrated operational amplifier U1
1, the corresponding operational amplifier of 2,3 pins, with peripheral resistance R1, R2, R3, R4, R16 constitute reverse phase adder, input for u,
x4、-2x2, 0.1, wherein x indicate memristor state, x4For the W pin voltage of multiplier U7, -2x2For integrated computation amplification
The output of the 8th pin of device U2.Due to R1=R2=R3=R4=R16=10K, then the voltage of U1 pin 1 are as follows:
Integrated operational amplifier U1 the 5th, 6, the corresponding operational amplifier of 7 pins and capacitor C1, resistance R5 constitute and integrate
Circuit, come obtain memristor state variable x, U1 pin 7 voltage are as follows:
From the active memristor mathematical model in part
That is: x=∫ x4-2x2+u+0.1dt
The u of the 7th pin of integrated operational amplifier U11-7Indicate the state variable x of memristor.
Multiplier U5 for realizing the 7th pin of integrated operational amplifier U1 voltage u1-7With integrated operational amplifier U1 the 7th
The voltage u of pin1-7Product calculation, i.e. the voltage of U5 output end W pin:
u5w(t)=xx=x2
Multiplier U6 is for realizing the voltage of multiplier U5 output end W pin and the product calculation of voltage 2, i.e. U6 output end
The voltage of W pin:
u6w(t)=x22=2x2
Integrated operational amplifier U2 the 8th, 9, the corresponding operational amplifier of 10 pins, constituted with peripheral resistance R6, R7 anti-
Phase amplifier.The input of 9th pin is 2x2, R6=R7=10K, the output voltage of the 9th pin are as follows:
Multiplier U7 is to realize the voltage of multiplier U5 output end W pin and the voltage of multiplier U5 output end W pin
Product calculation, i.e. the voltage of U7 output end W pin are as follows:
u7w(t)=x2*x2=x4
Integrated operational amplifier U3 the 1st, 2, the corresponding operational amplifier of 3 pins, with peripheral resistance R8, R9, R10 constitute
Reverse phase adder, input are respectively x, 0.5, R8=R9=R10=10K, the i.e. voltage of U3 pin 1 are as follows:
Integrated operational amplifier U3 the 13rd, the corresponding operational amplifier of 14 pins, constituted with peripheral resistance R11, R12 anti-
It is added musical instruments used in a Buddhist or Taoist mass, the input of the 13rd pin is the voltage of the 1st pin output, the output electricity of the 14th pin of integrated operational amplifier U3
Pressure are as follows:
Integrated operational amplifier U3 the 8th, the corresponding computing circuit of 9 pins, with peripheral resistance R17, R18 and multiplier
U constitutes absolute value circuit, and ABS function operation can be expressed as the product of a variable and itself sign function, so absolutely
Realization, such as Fig. 2 are connect with multiplying by sign function operation to value operation.The input of R17=R18=10K, the 9th pin is
The output voltage of 14th pin, the input of the 1st pin of multiplier U are the output voltage of the 14th pin of integrated operational amplifier,
The input of the 3rd pin of multiplier U is the output voltage of the 8th pin of integrated operational amplifier, the output voltage of multiplier U are as follows:
uw(t)=u3-14(t)sgn(u3-14(t)))=| x+0.5 |
Integrated operational amplifier U4 the 8th, the corresponding computing circuit of 9 pins constitutes with peripheral resistance R13, diode D1
Logarithmic operational circuit, the input of the 9th pin are the output of integrated operational amplifier signed magnitude arithmetic(al) circuit, R13=5M, ideal two
The Is ≈ 2 of pole pipe D1-7The output voltage of the 8th pin of A, integrated operational amplifier U4 are as follows:
Integrated operational amplifier U4 the 6th, the corresponding computing circuit of 7 pins, with peripheral resistance R14, R15 constitute reverse phase put
Macrooperation, output of the input of the 6th pin for the 8th pin of integrated operational amplifier U4, R14=R15=10K, integrated computation are put
The output voltage of big the 7th pin of device U4 are as follows:
The product calculation of the output voltage of 7th pin of the multiplier U8 to realize voltage u and integrated operational amplifier U4,
The 1st pin input of multiplier U8 is u, and the input of the 3rd pin is the output voltage of the 7th pin of integrated operational amplifier U4,
The output of the output pin W of multiplier U8 are as follows:
The product calculation of the output voltage of 7th pin of the multiplier U8 to realize voltage u and integrated operational amplifier U4,
The 1st pin input of multiplier U8 is u, and the input of the 3rd pin is the output voltage of the 7th pin of integrated operational amplifier U4,
The output of the output pin W of multiplier U8 are as follows:
u8w(t)=iw(t)=u4-7(t) u (t)=ln | x+0.5 | u (t) is the voltage of the active memristor equivalent circuit in part
With current characteristics,
The model of the active memristor in part can be obtained in the state variable control function simultaneous obtained with above formula.
The 1st pin of integrated operational amplifier U1 by the 2nd pin of resistance R16 connection, the 2nd pin pass through resistance R1, R2,
R3, R4 are separately connected u, x4、-2x2,0.1；3rd pin ground connection；5th pin ground connection；6th pin is drawn by resistance R5 connection the 1st
Foot；7th pin passes through the 6th pin of capacitor C1 connection；4th pin connects power supply VCC；11st pin connects power supply VEE；7th draws
Foot output is x.
The 1st pin of multiplier U5 connects x；3rd pin connects x；2nd pin, the 4th pin, the 6th pin ground connection；8th draws
Foot meets power supply VCC；5th pin meets power supply VEE；The output of 7th pin is x2；The 1st pin of multiplier U6 connects x2；3rd pin connects
Connect 2；2nd pin, the 4th pin, the 6th pin ground connection；8th pin meets power supply VCC；5th pin meets power supply VEE；The output of 7th pin
For 2x2。
The 9th pin of integrated operational amplifier U2 passes through resistance R7 connection 2x2；8th pin is drawn by resistance R6 connection the 9th
Foot；3rd pin ground connection；5th pin ground connection；4th pin connects power supply VCC；11st pin connects power supply VEE；10th pin connects
Ground；The output of 8th pin is -2x2。
The 1st pin of multiplier U7 connects x2；3rd pin connects x2；2nd pin, the 4th pin, the 6th pin ground connection；8th
Pin meets power supply VCC；5th pin meets power supply VEE；The output of 7th pin is x4
The 1st pin of integrated operational amplifier U3 is connect by resistance R10 with the 2nd pin；2nd pin by resistance R8,
R9 is separately connected x, 0.5；3rd pin ground connection；14th pin passes through the 13rd pin of resistance R12 connection；13rd pin passes through resistance
The 1st pin of R11 connection；12nd pin ground connection；4th pin connects power supply VCC；11st pin connects power supply VEE；8th pin is logical
The 9th pin of resistance R18 connection is crossed, the 9th pin passes through the 14th pin of resistance R17 connection；Multiplier U is to realize that absolute value is transported
It calculates；The 14th pin of the 1st pin connection integrated operational amplifier U3 of multiplier U；3rd pin connects integrated operational amplifier U2
The 8th pin；2nd pin, the 4th pin, the 6th pin ground connection；8th pin meets power supply VCC；5th pin meets power supply VEE；7th draws
Foot exports | x+0.5 |.
The 8th pin of integrated operational amplifier U4 passes through the 9th pin of diode D1 connection；9th pin is connected by resistance R13
Connect | x+0.5 |；10th pin ground connection；7th pin passes through the 6th pin of resistance R15 connection；6th pin passes through resistance R14 connection the
8 pins；5th pin ground connection；4th pin meets power supply VCC；11st pin connects power supply VEE；The output of 7th pin is ln | x+0.5
|。
The first pin of multiplier U8 connects u；7th pin of the 3rd pin connection integrated operational amplifier；2nd pin,
4 pins, the 6th pin ground connection；8th pin meets power supply VCC；5th pin meets power supply VEE；The output of 7th pin is i.
Those skilled in the art are it should be appreciated that above embodiments are intended merely to the verifying present invention, and not make
For limitation of the invention, as long as within the scope of the invention, will all fall in the present invention to variation, the deformation of above embodiments
Protection scope in.
Claims (4)
1. a kind of local active memristor circuit model of novel logarithm absolute value, which is characterized in that the circuit model is based on following
Mathematics relational design:
Wherein i (t) and u (t) is the electric current and voltage of memristor, and variable x is the state of memristor；
The circuit model includes integrated operational amplifier U1, integrated operational amplifier U2, integrated operational amplifier U3, integrated computation
Amplifier U4 and multiplier U5, U6, U7, U8, integrated operational amplifier U1, integrated operational amplifier U2 and multiplier U5, U6, U7
It constitutes control and recalls the state variable generation circuit led, integrated operational amplifier U1 is for realizing integral operation, reverse phase add operation
Amplify operation with reverse phase, leads control signal for output signal as recalling for memristor equivalent circuit；The active memristor in part is equivalent
Circuit is made of integrated operational amplifier U3, integrated operational amplifier U4, and integrated operational amplifier U3 mainly realizes reverse phase addition
Operation, signed magnitude arithmetic(al) are reversely amplified in operation；Integrated operational amplifier U4 mainly realizes logarithm operation, reversely amplifies operation, obtains
Logarithm absolute value to needs controls signal, and multiplier U8 is multiplied for realizing by logarithm absolute value control signal with voltage,
Obtain final memristor current amount.
2. circuit model according to claim 1, it is characterised in that: the integrated operational amplifier U1, integrated computation
Amplifier U2, integrated operational amplifier U3, integrated operational amplifier U4 use LF324, multiplier U8 to use AD633；Integrated fortune
The 7th pin for calculating amplifier U1 exports memristor state variable, and the W pin of multiplier U8 exports memristor current.
3. circuit model according to claim 2, it is characterised in that: the 1st pin of the integrated operational amplifier U1
By the 2nd pin of resistance R16 connection, the 2nd pin is separately connected u, x by resistance R1, R2, R3, R44、-2x2,0.1；3rd pin
Ground connection；5th pin ground connection；6th pin passes through the 1st pin of resistance R5 connection；7th pin passes through the 6th pin of capacitor C1 connection；The
4 pins connect power supply VCC；11st pin connects power supply VEE；The output of 7th pin is x.
Be integrated with two operational amplifiers in integrated operational amplifier U1, integrated operational amplifier U1 the 1st, 2,3 pins it is corresponding
Operational amplifier, with peripheral resistance R1, R2, R3, R4, R16 constitute reverse phase adder, input as u, x4、-2x2, 0.1, wherein
x4For the W pin voltage of multiplier U7, -2x2For the output of the 8th pin of integrated operational amplifier U2；R1=R2=R3=R4=
R16=10K, the then voltage of U1 pin 1 are as follows:
Integrated operational amplifier U1 the 5th, 6, the corresponding operational amplifier of 7 pins and capacitor C1, resistance R5 constitute integrating circuit,
To obtain the state variable x of memristor, the voltage of integrated operational amplifier U1 pin 7 are as follows:
From the active memristor mathematical model in part
That is: x=∫ x4-2x2+u+0.1dt
The then u of the 7th pin of integrated operational amplifier U11-7Indicate the state variable x of memristor.
4. circuit model according to claim 3, it is characterised in that: the 1st pin of the integrated operational amplifier U3
It is connect by resistance R10 with the 2nd pin；2nd pin is separately connected x, 0.5 by resistance R8, R9；3rd pin ground connection；14th draws
Foot passes through the 13rd pin of resistance R12 connection；13rd pin passes through the 1st pin of resistance R11 connection；12nd pin ground connection；4th pin
Connect power supply VCC；11st pin connects power supply VEE；8th pin passes through resistance by the 9th pin of resistance R18 connection, the 9th pin
The 14th pin of R17 connection；Multiplier U is to realize signed magnitude arithmetic(al)；The 1st pin connection integrated computation amplification of multiplier U
The 14th pin of device U3；The 8th pin of 3rd pin connection integrated operational amplifier U2；2nd pin, the 4th pin, the 6th pin connect
Ground；8th pin meets power supply VCC；5th pin meets power supply VEE；7th pin exports | x+0.5 |；
Integrated operational amplifier U3 the 1st, 2, the corresponding operational amplifier of 3 pins, with peripheral resistance R8, R9, R10 constitute reverse phase
Adder, input are respectively x, 0.5, R8=R9=R10=10K, the i.e. voltage of integrated operational amplifier U3 pin 1 are as follows:
Integrated operational amplifier U3 the 13rd, the corresponding operational amplifier of 14 pins, with peripheral resistance R11, R12 constitute reverse phase add
Musical instruments used in a Buddhist or Taoist mass, the input of the 13rd pin are the voltage of the 1st pin output, the output voltage of the 14th pin of integrated operational amplifier U3
Are as follows:
Integrated operational amplifier U3 the 8th, the corresponding computing circuit of 9 pins, with peripheral resistance R17, R18 and multiplier U structure
At absolute value circuit, ABS function operation is expressed as the product of a variable and itself sign function, so absolute value is transported
It calculates and connect realization with multiplying by sign function operation；R17=R18=10K, the input of the 9th pin are the defeated of the 14th pin
Voltage out, the input of the 1st pin of multiplier U are the output voltage of the 14th pin of integrated operational amplifier, the 3rd of multiplier U the
The input of pin is the output voltage of the 8th pin of integrated operational amplifier, the output voltage of multiplier U are as follows:
uw(t)=u3-14(t)sgn(u3-14(t)))=| x+0.5 |
The 8th pin of integrated operational amplifier U4 passes through the 9th pin of diode D1 connection；9th pin is connected by resistance R13 | x
+0.5|；10th pin ground connection；7th pin passes through the 6th pin of resistance R15 connection；6th pin is drawn by resistance R14 connection the 8th
Foot；5th pin ground connection；4th pin meets power supply VCC；11st pin connects power supply VEE；The output of 7th pin is ln | x+0.5 |；
Integrated operational amplifier U4 the 8th, the corresponding computing circuit of 9 pins and peripheral resistance R13, diode D1 constitute logarithm
Computing circuit, the input of the 9th pin are the output of integrated operational amplifier signed magnitude arithmetic(al) circuit, R13=5M, ideal diode
The Is ≈ 2 of D1-7The output voltage of the 8th pin of A, integrated operational amplifier U4 are as follows:
Integrated operational amplifier U4 the 6th, the corresponding computing circuit of 7 pins, with peripheral resistance R14, R15 constitute reverse phase amplification transport
It calculates, the input of the 6th pin is the output of the 8th pin of integrated operational amplifier U4, R14=R15=10K, integrated operational amplifier
The output voltage of the 7th pin of U4 are as follows:
The product calculation of the output voltage of 7th pin of the multiplier U8 to realize voltage u and integrated operational amplifier U4, multiplication
The 1st pin input of device U8 is u, and the input of the 3rd pin is the output voltage of the 7th pin of integrated operational amplifier U4, multiplication
The output of the output pin W of device U8 are as follows:
u8w(t)=iw(t)=u4-7(t) * u (t)=ln | x+0.5 | * u (t)
For the voltage and current characteristics of the active memristor equivalent circuit in part,
The model of the active memristor in part can be obtained in the state variable control function simultaneous obtained with above formula.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910515122.7A CN110245421B (en) | 2019-06-14 | 2019-06-14 | Log absolute value local active memristor circuit model |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910515122.7A CN110245421B (en) | 2019-06-14 | 2019-06-14 | Log absolute value local active memristor circuit model |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110245421A true CN110245421A (en) | 2019-09-17 |
| CN110245421B CN110245421B (en) | 2023-05-26 |
Family
ID=67887276
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910515122.7A Active CN110245421B (en) | 2019-06-14 | 2019-06-14 | Log absolute value local active memristor circuit model |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110245421B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111079365A (en) * | 2019-12-12 | 2020-04-28 | 杭州电子科技大学 | Arc tangent trigonometric function memristor circuit model |
| CN111950213A (en) * | 2019-11-26 | 2020-11-17 | 杭州电子科技大学 | Emulator circuit model of binary local active memristor |
| CN112906879A (en) * | 2021-03-11 | 2021-06-04 | 杭州电子科技大学 | HR neuron circuit model based on local active memristor |
| CN116011536A (en) * | 2022-12-06 | 2023-04-25 | 常州大学 | Nerve morphology circuit based on local active memristor |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107169253A (en) * | 2017-07-19 | 2017-09-15 | 杭州电子科技大学 | Logarithmic recalls container equivalent simulation circuit |
| US20180166134A1 (en) * | 2015-06-17 | 2018-06-14 | King Abdullah University Of Science And Technology | Compensated readout of a memristor array, a memristor array readout circuit, and method of fabrication thereof |
| CN108846165A (en) * | 2018-05-24 | 2018-11-20 | 杭州电子科技大学 | A kind of local active memristor circuit model of quadravalence |
| CN109086558A (en) * | 2018-09-29 | 2018-12-25 | 杭州电子科技大学 | The local active memristor emulator of logarithmic |
| WO2019019920A1 (en) * | 2017-07-26 | 2019-01-31 | The Hong Kong University Of Science And Technology | Hybrid memristor/field-effect transistor memory cell and its information encoding scheme |
-
2019
- 2019-06-14 CN CN201910515122.7A patent/CN110245421B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20180166134A1 (en) * | 2015-06-17 | 2018-06-14 | King Abdullah University Of Science And Technology | Compensated readout of a memristor array, a memristor array readout circuit, and method of fabrication thereof |
| CN107169253A (en) * | 2017-07-19 | 2017-09-15 | 杭州电子科技大学 | Logarithmic recalls container equivalent simulation circuit |
| WO2019019920A1 (en) * | 2017-07-26 | 2019-01-31 | The Hong Kong University Of Science And Technology | Hybrid memristor/field-effect transistor memory cell and its information encoding scheme |
| CN108846165A (en) * | 2018-05-24 | 2018-11-20 | 杭州电子科技大学 | A kind of local active memristor circuit model of quadravalence |
| CN109086558A (en) * | 2018-09-29 | 2018-12-25 | 杭州电子科技大学 | The local active memristor emulator of logarithmic |
Non-Patent Citations (1)
| Title |
|---|
| 刘威等: "TiO_2忆阻器的磁控模型分析及电路实现", 《杭州电子科技大学学报(自然科学版)》 * |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111950213A (en) * | 2019-11-26 | 2020-11-17 | 杭州电子科技大学 | Emulator circuit model of binary local active memristor |
| CN111950213B (en) * | 2019-11-26 | 2024-03-22 | 杭州电子科技大学 | Simulator circuit model of binary local active memristor |
| CN111079365A (en) * | 2019-12-12 | 2020-04-28 | 杭州电子科技大学 | Arc tangent trigonometric function memristor circuit model |
| CN111079365B (en) * | 2019-12-12 | 2023-11-10 | 杭州电子科技大学 | Simulator of arc tangent trigonometric function memristor |
| CN112906879A (en) * | 2021-03-11 | 2021-06-04 | 杭州电子科技大学 | HR neuron circuit model based on local active memristor |
| CN116011536A (en) * | 2022-12-06 | 2023-04-25 | 常州大学 | Nerve morphology circuit based on local active memristor |
| CN116011536B (en) * | 2022-12-06 | 2024-01-23 | 常州大学 | Nerve morphology circuit based on local active memristor |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110245421B (en) | 2023-05-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110245421A (en) | A kind of local active memristor circuit model of novel logarithm absolute value | |
| CN108846165A (en) | A kind of local active memristor circuit model of quadravalence | |
| CN206991310U (en) | A kind of logarithmic recalls container equivalent simulation circuit | |
| CN105375914B (en) | It is a kind of to realize the analog circuit for recalling sensor characteristic | |
| CN107169253A (en) | Logarithmic recalls container equivalent simulation circuit | |
| CN108959837A (en) | A kind of realization circuit of four values memristor emulator | |
| CN105553459A (en) | Floating voltage-controlled memristor simulator circuit | |
| CN110222451A (en) | The local active memristor circuit model of three rank absolute values | |
| CN103326704A (en) | Magnetic control memristor equivalent circuit | |
| CN105447270B (en) | Exponential type recalls sensor circuit | |
| CN109086558A (en) | The local active memristor emulator of logarithmic | |
| CN101295454B (en) | Non-inductor Chua's circuit | |
| CN108696274A (en) | A kind of circuit model of exponential type flow control memristor | |
| CN108718190B (en) | Exponential type local active memristor simulator | |
| CN105373679B (en) | It is a kind of to realize the analog circuit for recalling capacitor characteristic | |
| CN205232190U (en) | Analog circuit of sensilla characteristic is recalled in realization | |
| CN110598371A (en) | Three-value local active memristor simulator | |
| CN205263816U (en) | Sensilla circuit is recalled to exponent form | |
| CN108512644A (en) | A kind of circuit model for realizing index chaos system characteristic | |
| CN208705883U (en) | A kind of local active memristor emulator of logarithmic | |
| CN207148838U (en) | A kind of circuit realized exponential type lotus control and recall container emulator | |
| CN105373678B (en) | One kind recalling container emulator circuit | |
| CN208705884U (en) | A kind of four value memristor emulators | |
| CN108736860A (en) | Container equivalent-circuit model is recalled in a kind of lotus control | |
| CN111079363B (en) | Hyperbolic sinusoidal memristor circuit model |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |