CN110190103A - A kind of display panel and display device - Google Patents

A kind of display panel and display device Download PDF

Info

Publication number
CN110190103A
CN110190103A CN201910471748.2A CN201910471748A CN110190103A CN 110190103 A CN110190103 A CN 110190103A CN 201910471748 A CN201910471748 A CN 201910471748A CN 110190103 A CN110190103 A CN 110190103A
Authority
CN
China
Prior art keywords
power supply
area
display panel
line
underlay substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201910471748.2A
Other languages
Chinese (zh)
Other versions
CN110190103B (en
Inventor
顾家昌
袁山富
彭涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan Tianma Microelectronics Co Ltd
Original Assignee
Wuhan Tianma Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan Tianma Microelectronics Co Ltd filed Critical Wuhan Tianma Microelectronics Co Ltd
Priority to CN201910471748.2A priority Critical patent/CN110190103B/en
Priority to CN202211212149.7A priority patent/CN115483262A/en
Publication of CN110190103A publication Critical patent/CN110190103A/en
Application granted granted Critical
Publication of CN110190103B publication Critical patent/CN110190103B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/121Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H10K59/1213Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/123Connection of the pixel electrodes to the thin film transistors [TFT]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/124Insulating layers formed between TFT elements and OLED elements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/131Interconnections, e.g. wiring lines or terminals
    • H10K59/1315Interconnections, e.g. wiring lines or terminals comprising structures specially adapted for lowering the resistance

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

This application provides a kind of display panel and display devices, the stepped region including viewing area and except the viewing area;The display panel includes underlay substrate and is arranged on the underlay substrate and is located at a plurality of power supply line arranged along first direction and extend in a second direction of the viewing area, and the first direction is vertical with the second direction;On the underlay substrate and it is located at the stepped region and is provided with function element area including multiple function elements and includes the power supply signal lead district of the first power supply lead wire figure extended along the first direction;Between all film layers used by film layer where the first power supply lead wire figure and the function element between be separated with the first insulating layer.First power supply lead wire figure and function element are formed the solid space structure of stacked on top by the application, are reduced the width of stepped region, are met the specification demands of the narrow step of the limit.

Description

A kind of display panel and display device
[technical field]
The present invention relates to field of display technology more particularly to a kind of display panel and display devices.
[background technique]
With the development of information-intensive society, demand of the people to display device is growing.Display device such as liquid crystal display fills It sets, Organic Light Emitting Diode (Organic Light-Emitting Diode, abbreviation OLED) display device has all obtained quickly Development.Wherein, OLED display due to have actively shine, contrast height, fast response time, it is frivolous many advantages, such as, Gradually occupying the leading position of display field.Currently, OLED display has been widely used for mobile phone, TV, computer And in the various high-performance display fields such as smartwatch.
And consumer pursues narrow frame, therefore, in OLED field of display technology, how to reduce frame is that everybody is studying A technical problem.
[summary of the invention]
In view of this, the embodiment of the invention provides a kind of display panel and display devices, to solve the above technical problems.
On the one hand, the embodiment of the invention provides a kind of display panel, including viewing area and it is located at except the viewing area Stepped region;The display panel includes underlay substrate and is arranged on the underlay substrate and is located at the more of the viewing area The power supply line that item is arranged along first direction and extended in a second direction, the first direction are vertical with the second direction;Institute It states on underlay substrate and is located at the stepped region and be provided with the function element area including multiple function elements and include along described The power supply signal lead district for the first power supply lead wire figure that first direction extends;Film layer where the first power supply lead wire figure with Between all film layers used by the function element between be separated with the first insulating layer.
On the other hand, the embodiment of the invention provides a kind of display device, the display device includes above-mentioned display panel.
A kind of display panel provided in an embodiment of the present invention and display device, by the first power supply lead wire figure and function First insulating layer is set between device, the first power supply lead wire figure and function element are formed to the solid space knot of stacked on top Structure while realizing respective function, reduces the width of stepped region, meets the specification demands of the narrow step of the limit.
[Detailed description of the invention]
In order to illustrate the technical solution of the embodiments of the present invention more clearly, below will be to needed in the embodiment attached Figure is briefly described, it should be apparent that, drawings in the following description are only some embodiments of the invention, for this field For those of ordinary skill, without creative efforts, it can also be obtained according to these attached drawings other attached drawings.
Fig. 1 is the structural schematic diagram of display panel provided by the application one embodiment;
Fig. 2 is the schematic cross-section of AA ' in Fig. 1 display panel;
Fig. 3 is a kind of partial enlargement diagram of stepped region in Fig. 1 display panel;
Fig. 4 is a kind of partial enlargement diagram of stepped region in the application display panel;
Fig. 5 is another partial enlargement diagram of stepped region in the application display panel;
Fig. 6 is another partial enlargement diagram of stepped region in the application display panel;
Fig. 7 is the schematic cross-section of AA ' in another embodiment of Fig. 1 display panel;
Fig. 8 is the schematic cross-section of AA ' in the another embodiment of Fig. 1 display panel;
Fig. 9 is the schematic cross-section of AA ' in the another embodiment of Fig. 1 display panel;
Figure 10 is the schematic cross-section of AA ' in the another embodiment of Fig. 1 display panel;
Figure 11 is another partial enlargement diagram of stepped region in Fig. 1 display panel;
Figure 12 is the schematic cross-section of Figure 11 display panel BB ';
Figure 13 is the display device schematic diagram of the application one embodiment;
[specific embodiment]
For a better understanding of the technical solution of the present invention, being retouched in detail to the embodiment of the present invention with reference to the accompanying drawing It states.
It will be appreciated that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.Base Embodiment in the present invention, it is obtained by those of ordinary skill in the art without making creative efforts it is all its Its embodiment, shall fall within the protection scope of the present invention.
The term used in embodiments of the present invention is only to be not intended to be limiting merely for for the purpose of describing particular embodiments The present invention.In the embodiment of the present invention and the "an" of singular used in the attached claims, " described " and "the" It is also intended to including most forms, unless the context clearly indicates other meaning.
It should be appreciated that term "and/or" used herein is only a kind of incidence relation for describing affiliated partner, indicate There may be three kinds of relationships, for example, A and/or B, can indicate: individualism A, exist simultaneously A and B, individualism B these three Situation.In addition, character "/" herein, typicallys represent the relationship that forward-backward correlation object is a kind of "or".
It will be appreciated that though may be drawn in embodiments of the present invention using term first, second, third, etc. to describe power supply Line graph, but these power supply lead wire figures should not necessarily be limited by these terms.These terms are only used to power supply lead wire figure area each other It separates.For example, the first power supply lead wire figure can also be referred to as the second electricity in the case where not departing from range of embodiment of the invention Source lead figure, similarly, second source lead figure can also be referred to as the first power supply lead wire figure.
As stated in the background art, current " screen comprehensively " becomes the new trend of field of display technology.Other than shielding accounting, side The homogeneity in frame area is also an important factor for measuring comprehensive screen.In traditional display panel, display panel includes up and down Four frames, upper side frame no setting is required usually other than encapsulation region special function element;Left and right, which broadens, usually requires setting Gate driving circuit and encapsulation region;And lower frame i.e. stepped region usually require setting several functions circuit, power supply lead wire, Encapsulation region and binding terminal, need the device being arranged far more than upper side frame and left and right side frame, therefore, the width of stepped region is long-range In the width of upper side frame and left and right side frame, so that the homogeneity of display floater frame width is poor, " screen comprehensively " effect is poor.It is based on This, the application provides the width that a kind of display panel can shorten stepped region, meets the specification demands of the narrow step of the limit.And make It obtains border width and tends to homogeneity, obtain splendid comprehensive screen display effect.
Fig. 1, Fig. 2 and Fig. 3 are please referred to, Fig. 1 is the structural schematic diagram of display panel provided by the application one embodiment; Fig. 2 is the schematic cross-section of AA ' in Fig. 1 display panel;Fig. 3 is a kind of partial enlargement signal of stepped region in Fig. 1 display panel Figure;
As shown in Figure 1, Figure 2 and Figure 3, which is provided with viewing area AA and the stepped region except viewing area 1 STP.Display panel includes underlay substrate 110 and is arranged on underlay substrate 110 and positioned at a plurality of along first of viewing area AA Direction D1 arrangement and the power supply line 201 that D2 extends in a second direction, first direction is vertical with second direction.As shown in Figure 1, Figure 2 and Fig. 3 It is shown, 30 He of function element area including multiple function elements 300 is provided on underlay substrate 110 and positioned at stepped region STP It include the power supply signal lead district 20 of the first power supply lead wire figure 202a extended in a first direction.First power supply lead wire figure Between all film layers used by film layer where 202a and function element 300 between be separated with the first insulating layer 144.First insulation 144 couple of first power supply lead wire figure 202a of layer and function element 300 play the role of being dielectrically separated from, and avoid the first power supply lead wire Short circuit occurs between structure in figure 202a and function element 300, to reduce the product defect rate of display panel, in turn Improve the display effect of picture.
In the embodiment of the present invention, the first power supply lead wire figure 202a and function element 300 are located at different film layers, therefore first Power supply lead wire figure 202a and function element 300 can be used upper and lower level and stack setting, form solid space structure.Without first Parallel arranged is arranged on direction, reduces shared by the first power supply lead wire figure 202a and function element 300 be routed in stepped region Space, so that display device can be realized the design of narrower step.While realizing respective function, stepped region is reduced Width, meet the specification demands of the narrow step of the limit.
Please continue to refer to shown in Fig. 2, power supply signal lead district 20 and function element area 30 are in 110 place plane of underlay substrate Orthographic projection at least to there is part overlapping, reduce occupied by the first power supply lead wire figure and function element be routed in stepped region Space so that display device can be realized the design of narrower step.Wherein, power supply signal lead district 20 and function element The overlapping area in area 30 is greater than or equal to the 50% of the area in function element area 30, further reduces the first power supply lead wire figure Occupied space is routed in stepped region with function element, so that further such that display device can be realized narrower step Design.
In the embodiment of the present invention, function element area 30 include gating circuit area, short-circuit area or ESD circuit area in extremely Few one kind.
Fig. 4, Fig. 5 and Fig. 6 are please referred to, Fig. 4 is a kind of partial enlargement diagram of stepped region in the application display panel;Figure 5 be another partial enlargement diagram of stepped region in the application display panel;Fig. 6 is stepped region in the application display panel Another partial enlargement diagram;
Referring to FIG. 4, Fig. 4 shows short-circuit area, short-circuit area includes multiple short-circuit units 301, is shorted Circuit 301 includes shorting transistor, and shorting transistor includes that shorting transistor active layer 301P and short circuit overlapping therewith are brilliant Body tube grid 301G, shorting transistor source electrode 301S connection signal input line 3011, shorting transistor drain electrode each number of 301D connection According to fan-out line 402, each shorting transistor grid 301G connection control signal wire 3012.When control signal wire 3012 inputs electric conduction Usually, data-signal is input to each data by shorting transistor and is fanned out to by each shorting transistor conducting, signal input line 3011 Line 402, and it is transferred to the data line 401 positioned at viewing area.The same data-signal is only needed to can be achieved with entirely showing in this way Panel is lighted.It is lighted without driving chip IC participation, screen can be detected in the case where no binding driving chip IC, kept away Exempt to bind the problem of driving chip IC has found screen later again, waste driving chip is avoided, because driving chip is display panel One of middle highest original part of cost, therefore setting short-circuit can substantially reduce production cost.
Referring to FIG. 5, Fig. 5 shows ESD circuit area, that is, electrostatic discharge protection circuit area.ESD circuit area includes multiple ESD circuit unit 302, ESD circuit unit 302 include the first transistor and second transistor.The grid 3021G of the first transistor The drain electrode 3021D of the first transistor is connected, simultaneous connection is according to fan-out line 402, the low electricity of source electrode 3021S connection of the first transistor Flat signal wire VGL;The drain electrode 3022D of the grid 3022G connection second transistor of second transistor, while connecting high level signal Line VGH, the source electrode 3022S connection data fan-out line 402 of second transistor.When data line 401 is by electrostatic, it is transferred to data Fan-out line 402;If it is the electrostatic of superelevation level, since superelevation level is much higher than the high level of second transistor grid 3022G Signal, therefore second transistor is connected, the electrostatic of superelevation level exports to high level signal line VGH by second transistor;Such as Fruit is super low level electrostatic, and since super low level electrostatic is transferred to first crystal tube grid 3021G, this current potential is far below The low level signal of the first transistor source electrode 3021S, therefore the first transistor is connected, ultralow level is exported by the first transistor To low level signal line VGH.And the voltage of data fan-out line 402 is between high level and low level in normal state, first Transistor and second transistor cut-off, do not influence the normal work of display panel.The ESD circuit of the present embodiment can be to avoid electrostatic It is accumulated on data line 401 and data fan-out line 402 and destroys caused by data line and show exception.
With continued reference to FIG. 6, Fig. 6 shows gating circuit area, gating circuit area includes multiple gating circuit units 303, Gating circuit unit 303 includes third transistor and the 4th transistor;The grid 3031G connection first of third transistor gates letter Number line CKH1, the one data line 401 of drain electrode 3031D connection of third transistor;The grid 3032G connection second of 4th transistor Gating signal line CKH2, another data line 401 of drain electrode 3032D connection of the 4th transistor;Third transistor and the 4th crystal Pipe, source electrode 303S is connected to driving chip IC simultaneously.The drain electrode 3031D connection odd number of such as third transistor in the present embodiment The data line of group, the data line of the drain electrode 3032D connection even number set of the 4th transistor, when the first gating signal line CKH1 output is led It is powered flat, when the second gating signal line CKH2 exports cut-off level, data-signal is passed by driving chip IC by third transistor The defeated data line to odd number group;When the first gating signal line CKH1 exports cut-off level, the second gating signal line CKH2 output is led It is powered usually, data-signal is transferred to the data line of even number set by driving chip IC by the 4th transistor;It is connected to drive in this way The quantity of the data fan-out line of dynamic chip IC can halve, and can substantially reduce space shared by data fan-out line, reduce stepped region Width realizes narrow frame.
In the embodiment of the present invention, function element area 30 include gating circuit area, short-circuit area or ESD circuit area in extremely Few one kind.Wherein, any one in power supply signal lead district 20 and gating circuit area, short-circuit area and ESD circuit area exists The orthographic projection of 110 place plane of underlay substrate is overlapped mutually;Alternatively, power supply signal lead district 20 and gating circuit area, short-circuit Any two in area and ESD circuit area overlap mutually in the orthographic projection of 3 place plane of underlay substrate;Alternatively, power supply signal lead Overlap mutually with gating circuit area, short-circuit area and ESD circuit area in the orthographic projection of 3 place plane of underlay substrate in area 20.Such as Shown in Fig. 7, Fig. 7 is the schematic cross-section of AA ' in another embodiment of Fig. 1 display panel;Fig. 7 shows power supply signal lead district 20 It is overlapped simultaneously with short-circuit area 3010 and gating circuit area 3030, the situation not overlapped with ESD circuit area 3020.
In the embodiment of the present invention, settable multiple function elements 300 in function element area 30 are only drawn in Fig. 4, Fig. 5 and Fig. 6 3 function elements 300 are gone out as example.Function element 300 can also include other function elements, no longer arrange one by one herein It lifts.
As shown in Figure 2 and Figure 8, Fig. 8 is the schematic cross-section of AA ' in the another embodiment of Fig. 1 display panel;The present invention is implemented In example, every power supply line 201 is electrically connected with the first power supply lead wire figure 202a by the realization of one first connecting line 203, and first connects Wiring 203 is located at stepped region.First connecting line 203 can be the extended line of power supply line 201, it may be assumed that the first connecting line 203 is power supply Line 201 extends to the extended line of stepped region STP from viewing area AA;Alternatively, the first connecting line 203 can also be the company being separately provided Wiring.In the embodiment of the present invention, power supply line 201 can be VDD signal line, generate driving current for driving circuit.
Further, in the embodiment of the present invention, function element area 30 includes from close underlay substrate 110 to far from substrate base The first metal layer 131 and second metal layer 133 that plate 110 is stacked, film layer used by the first power supply lead wire figure 202a For third metal layer 134, third metal layer 134 is located at the first side of the insulating layer 144 far from underlay substrate 110.
Specifically, as shown in figure 8, the display panel of the application includes underlay substrate 110, it is set in turn in underlay substrate Active layer 120, the first metal layer 131, capacitance metal layer 132, second metal layer 133 on 110 and with second metal layer electricity The luminescent device and package substrate 160 of connection;Luminescent device includes first electrode layer 151, the second electrode lay 153 and is located at Organic luminous layer 152 between first electrode layer 151 and the second electrode lay 153.It is set to active layer 120 and the first metal layer Gate insulating layer 141 between 131;The first interlayer insulating film being set between the first metal layer 131 and capacitance metal layer 132 142;It is set to the second interlayer insulating film 143 between capacitance metal layer 132 and second metal layer 133;It is set to second metal layer 133 the first insulating layers 144 far from 110 side of underlay substrate;It is set between first electrode 151 and third metal layer 134 Second insulating layer 145.Planarization layer 144 between third metal layer 134 and first electrode layer 151 and it is set to first electrode layer Pixel defining layer 146 between 151 and the second electrode lay 153.Using first electrode layer as anode in embodiments herein, the Two electrode layers be cathode for be illustrated.
Function element 300 in function element area 30 will realize that the function of device needs to be arranged corresponding transistor, and set Setting transistor needs active layer 120 as semiconductor, and the first metal layer 131 is used as grid, and second metal layer 133 is used as source and drain Pole, and between insulating layer transistor is collectively formed.Therefore, third metal layer 134 and the first insulating layer is arranged in the application 144, the first power supply lead wire figure 202a is set to third metal layer 134, and overlapping with function element 300, is formed up and down The solid space structure of stacking while realizing respective function, reduces the width of stepped region, meets the specification need of the narrow step of the limit It asks.
Further, with continued reference to FIG. 8, film layer used by power supply line 201 is second metal layer 133, in display surface The first metal layer is for being arranged scan line in plate, the grid as transistor.Second metal layer is for being arranged data line.Due to number It is used for transmission data-signal according to line, determines the accuracy of luminescent device brightness, therefore data line requires resistance small, and scan line It only needs to open in transistor, voltage accuracy is of less demanding.Therefore, the sheet resistance of second metal layer is much smaller than the side of the first metal layer Resistance.Power supply line 201 is set to second metal layer 133 by the application, can reduce the pressure drop of power supply line 201, so that display panel It shows uniform.The extended line 203 of second metal layer power supply line is located at stepped region STP, and the extended line 203 of power supply line is by being set to First via hole H1 of the first insulating layer 144 is electrically connected with the first power supply lead wire figure 202a;Pass through the first power supply lead wire figure 202a transmits power supply signal to power supply line 201.So that being spaced first between the first power supply lead wire figure 202a and function element 300 Insulating layer 144 forms the solid space structure of stacked on top, while realizing respective function, reduces the width of stepped region, meets The specification demands of the narrow step of the limit.
In another embodiment of the application, referring to FIG. 10, Figure 10 is AA ' in the another embodiment of Fig. 1 display panel Schematic cross-section;Film layer used by power supply line 201 is third metal layer 134, and the extended line 203 of power supply line 201 is located at STP Stepped region, the extended line 203 of power supply line are directly electrically connected with the first power supply lead wire figure 202a;Since third metal layer 134 is set The first power supply lead wire figure 203 is set, therefore, the sheet resistance of third metal layer is smaller, and power supply line 201 is set to third metal layer 134 can reduce the resistance of power supply line 201, reduce the pressure drop of power supply line.The space that second metal layer can be vacated simultaneously, gives Data line widens the width of data line, reduces the pressure drop on data line.It, can be with and by the overlapping setting of data line and power supply line The opaque area's area for reducing display panel, increases the light transmittance of display panel, is advantageously implemented the lower fingerprint recognition of screen or screen Lower camera.
In another embodiment of the application, referring to FIG. 9, power supply line 201 includes the first power supply line 201a and second Film layer used by power supply line 201b, the first power supply line 201a is the second metal layer 133, and second source line 201b is used Film layer be the third metal layer 134, the extended line 203b of second source line 201b is located at stepped region STP, second source line The extended line 203b of 201b is directly electrically connected with the first power supply lead wire figure 202a, the extended line of first power supply line 203a is electrically connected by being set to the first via hole H1 of the first insulating layer 144 with the first power supply lead wire figure 202a.As previously mentioned, Second metal layer 133 and third metal layer 134 are the relatively low material of sheet resistance, and the present embodiment be arranged the first power supply line and Second source line is all connected with the first power supply lead wire figure, is equivalent to the first power supply line and second source line is in parallel, can be further The resistance for reducing power supply line, reduces the pressure drop of power supply line.And the width of narrow power supply line can be subtracted by way of in parallel, it can be with The area for reducing the opaque area of display panel, increases the light transmittance of display panel, be advantageously implemented the lower fingerprint recognition of screen or Shield lower camera.
It is in the another embodiment of Fig. 1 display panel please further refer to Fig. 9, Fig. 9 in another embodiment of the application The schematic cross-section of AA ';The display panel of the present embodiment includes that power supply signal lead district 20 further includes second source lead figure 202b, second source lead figure 202b and the first power supply lead wire figure 202a are located at identical film layer;Display panel further includes Positioned at the second insulating layer 145 of 110 side of separate underlay substrate of second source lead figure 202b, positioned at second insulating layer The conductive tie layers 40 of 145 110 side of separate underlay substrate and 110 side of separate underlay substrate positioned at conductive tie layers 40 Third insulating layer 146;Display panel further includes positioned at 110 side of separate underlay substrate of second source lead figure 202b Cathode layer 153, cathode layer 153 are electrically connected by being set to the second via hole H2 of third insulating layer 146 with conductive tie layers 40;It leads Electric connection layer 40 is electrically connected by being set to the third via hole H3 of second insulating layer 145 with second source lead figure 202b.
Display panel generates driving current by pixel-driving circuit, drives a current through luminescent device and makes OLED display surface Plate shines.It is brilliant that connection driving of being corresponding to it is transferred to by the first supply voltage VDD that the first power supply lead wire figure 202a is transmitted Body pipe source electrode, and the data voltage signal of driving transistor gate generate driving current, flow to hair from the anode 151 of luminescent device The cathode 153 of optical device.And the cathode potential of second source lead figure 202b transmission is transferred to the cathode of luminescent device.Cause This, when entire display panel shines, all sub-pixels of entire display panel generate driving current, therefore, the first power supply Lead figure 202a and second source lead figure 202b need to bear passing through for high current.The first power supply lead wire is arranged in the application Figure 202a and second source lead figure 202b, which is located at third metal layer 134, can reduce resistance, reduce pressure drop.And it is arranged First power supply lead wire figure 202a and second source lead figure 202b and the overlapping space for forming solid of function element 300 are tied Structure reduces the width of stepped region while increasing the first power supply lead wire figure and second source lead graphics area.And lead to Electric current tolerance can be improved in the area for crossing the first power supply lead wire figure of increase and second source lead figure, promotes display surface The stability of plate.
Further, the thickness of second insulating layer 145 and/or the first insulating layer 144 on third direction is equal to 1.5 μm, The third direction is the direction perpendicular to plane where the underlay substrate.The coupling between signal wire can be reduced, is avoided The work for influencing function element 300 avoids display abnormal.
In another embodiment of the application, with continued reference to FIG. 9, since cathode 153 is set to by evaporation process Entire viewing area, cathode 153 extends to stepped region in the application, and by the second via hole H2 connection conductive tie layers 40, passes through Third via hole H3 is connected to second source lead figure 202b, so that cathode potential be connected.Further, 40 He of conductive tie layers The setting of 151 same layer of anode, conductive tie layers 40 cover at least part of first power supply lead wire figure 202a and second source lead Figure 202b can increase contact area, reduce contact resistance, reduce the pressure drop of cathode potential.
In another embodiment of the application, with continued reference to FIG. 10, Figure 10 is in the another embodiment of Fig. 1 display panel The schematic cross-section of AA ';Second source lead figure 202b is located at the one of the separate viewing area of the first power supply lead wire figure 202a Side, conductive tie layers 40 are electrically connected by the second via hole H2 with the cathode layer 153 for extending to stepped region from viewing area;If by Two power supply lead wire figure 202b are set to the first power supply lead wire figure 202a close to the side of viewing area, then second source lead figure Shape 202b can stop the connection of the first power supply lead wire figure 202a and power supply line 201, and therefore, the present embodiment setting second source draws Line graph 202b connects cathode 153 far from viewing area, and by conductive tie layers 40, while realizing power supply line 201 and cathode 153 Current potential conducting.
Further, since cathode is evaporation process, since Vapor deposition mask plate during vapor deposition and display panel exist The material in gap, vapor deposition can enter the part that mask plate covers by gap.When the boundary of cathode 153 is too near to function element When 300, cathode 153 may be deposited to the binding terminal positioned at function element 300 close to cut edge side, so that end will be bound Sub- short circuit, therefore, the present embodiment setting cathode 153 and second source lead figure 202b do not overlap.It therefore can be by cathode 153 Edge far from binding terminal, avoid that the short-circuit of terminals will be bound when cathode evaporation.
Further, Figure 11 and Figure 12 are please referred to, Figure 11 is that another partial enlargement of stepped region in Fig. 1 display panel shows It is intended to;Figure 12 is the schematic cross-section of Figure 11 display panel BB ';Display panel further includes the side at left and right sides of the AA of viewing area Frame area NA, rim area NA are disposed adjacent with stepped region and extend in a second direction.Second source lead figure 202b is located at first The side of the close rim area of power supply lead wire figure 202a simultaneously extends to rim area from stepped region, and conductive tie layers 40 pass through second Via hole H2 is electrically connected with the cathode layer 153 for extending to rim area from viewing area, and rim area NA is located at the periphery of viewing area and along institute State the two sides that viewing area AA is arranged in second direction.The present embodiment can be around display panel to display panel intermediate conveyor Cathode potential reduces the pressure drop of cathode potential, promotes the display homogeneity of display panel.Further, second source lead figure Shape 202b can be overlapping with gate driving circuit VSR, reduces the width of rim area NA, meets the needs of narrow frame.
The embodiment of the invention also provides a kind of display devices, and as shown in figure 13, Figure 13 is provided by the embodiment of the present invention Display device structural schematic diagram, which includes above-mentioned display panel.Wherein, the specific structure that display panel includes It is described in detail in the above-described embodiments, details are not described herein again.Certainly, display module shown in Figure 13 is only and shows Meaning explanation, the display module can be any tool such as mobile phone, tablet computer, laptop, electric paper book or television set There is the electronic equipment of display function.
A kind of light emitting display panel provided in an embodiment of the present invention and display device, by the first power supply lead wire figure and First insulating layer is set between function element, the first power supply lead wire figure and function element are formed to the solid space of stacked on top Structure while realizing respective function, reduces the width of stepped region, meets the specification demands of the narrow step of the limit.
The foregoing is merely illustrative of the preferred embodiments of the present invention, is not intended to limit the invention, all in essence of the invention Within mind and principle, any modification, equivalent substitution, improvement and etc. done be should be included within the scope of the present invention.

Claims (13)

1. a kind of display panel, which is characterized in that the display panel is provided with viewing area and except the viewing area Stepped region;
The display panel includes underlay substrate and a plurality of edge for being arranged on the underlay substrate and being located at the viewing area The power supply line that first direction is arranged and extended in a second direction, the first direction are vertical with the second direction;
On the underlay substrate and be located at the stepped region be provided with function element area including multiple function elements and including There is the power supply signal lead district of the first power supply lead wire figure extended along the first direction;
Between all film layers used by film layer where the first power supply lead wire figure and the function element between be separated with the One insulating layer.
2. display panel according to claim 1, which is characterized in that the power supply signal lead district and the function element At least there is part in the orthographic projection of plane where the underlay substrate and overlap in area.
3. display panel according to claim 2, which is characterized in that the power supply signal lead district and the function element The overlapping area in area is greater than or equal to the 50% of the area in the function element area.
4. display panel according to claim 1, which is characterized in that every power supply line and first power supply lead wire Figure realizes electrical connection by one first connecting line.
5. display panel according to claim 1, which is characterized in that the function element area includes gating circuit area, short Connect at least one of circuit region or ESD circuit area.
6. display panel according to claim 5, which is characterized in that the power supply signal lead district and the gating circuit In area, the short-circuit area and the ESD circuit area any one plane where the underlay substrate orthographic projection phase It is overlapping;Alternatively,
The power supply signal lead district with it is any in the gating circuit area, the short-circuit area and the ESD circuit area The orthographic projection of two planes where the underlay substrate is overlapped mutually;Alternatively,
The power supply signal lead district and the gating circuit area, the short-circuit area and the ESD circuit area are in the lining The orthographic projection of plane is overlapped mutually where substrate.
7. display panel according to claim 1, which is characterized in that the function element area includes from close to the substrate The first metal layer and second metal layer that substrate is stacked to the separate underlay substrate, the first power supply lead wire figure institute For the film layer used for third metal layer, the third metal layer is located at one of first insulating layer far from the underlay substrate Side.
8. display panel according to claim 7, which is characterized in that film layer used by the power supply line is described second The extended line of metal layer, the power supply line is located at the stepped region, and the extended line of the power supply line is by being set to described first First via hole of insulating layer is electrically connected with the first power supply lead wire figure;Alternatively,
Film layer used by the power supply line is the third metal layer, and the extended line of the power supply line is located at the stepped region, The extended line of the power supply line is directly electrically connected with the first power supply lead wire figure;Alternatively,
The power supply line includes the first power supply line and second source line, and film layer used by first power supply line is described second Metal layer, film layer used by the second source line are the third metal layer, and the extended line of the second source line is located at The stepped region, the extended line of the second source line are directly electrically connected with the first power supply lead wire figure, first electricity The extended line of source line is electrically connected by being set to the first via hole of first insulating layer with the first power supply lead wire figure.
9. display panel according to claim 1, which is characterized in that the power supply signal lead district further includes second source Lead figure, the second source lead figure and the first power supply lead wire figure are located at identical film layer;
The display panel further include positioned at the second source lead figure far from the underlay substrate side second absolutely Edge layer, the conductive tie layers positioned at the second insulating layer far from the underlay substrate side and it is located at the conductive tie layers Far from the underlay substrate side third insulating layer;
The display panel further includes the cathode layer far from the underlay substrate side positioned at the second source lead figure, The cathode layer is electrically connected by being set to the second via hole of the third insulating layer with the conductive tie layers;
The conductive tie layers are electric by the third via hole and the second source lead figure for being set to the second insulating layer Connection.
10. display panel according to claim 9, which is characterized in that the second source lead figure is located at described the The side far from the viewing area of one power supply lead wire figure, the conductive tie layers are shown by second via hole with from described Show that area extends to the cathode layer electrical connection of the stepped region;Alternatively,
The second source lead figure is located at the side of the close rim area of the first power supply lead wire figure and from described Rank area extends to the rim area, and the conductive tie layers extend to the side by second via hole and from the viewing area The cathode layer in frame area is electrically connected, and the rim area is located at the periphery of the viewing area and is arranged along the second direction.
11. display panel according to claim 9, which is characterized in that thickness of first insulating layer on third direction Degree is greater than or equal to 1.5 μm, and the third direction is the direction perpendicular to plane where the underlay substrate.
12. display panel according to claim 9, which is characterized in that thickness of the second insulating layer on third direction Degree is greater than or equal to 1.5 μm, and the third direction is the direction perpendicular to plane where the underlay substrate.
13. a kind of display device, which is characterized in that including any display panel of claim 1 to 12.
CN201910471748.2A 2019-05-31 2019-05-31 Display panel and display device Active CN110190103B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201910471748.2A CN110190103B (en) 2019-05-31 2019-05-31 Display panel and display device
CN202211212149.7A CN115483262A (en) 2019-05-31 2019-05-31 Display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910471748.2A CN110190103B (en) 2019-05-31 2019-05-31 Display panel and display device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN202211212149.7A Division CN115483262A (en) 2019-05-31 2019-05-31 Display panel and display device

Publications (2)

Publication Number Publication Date
CN110190103A true CN110190103A (en) 2019-08-30
CN110190103B CN110190103B (en) 2022-10-28

Family

ID=67719642

Family Applications (2)

Application Number Title Priority Date Filing Date
CN202211212149.7A Pending CN115483262A (en) 2019-05-31 2019-05-31 Display panel and display device
CN201910471748.2A Active CN110190103B (en) 2019-05-31 2019-05-31 Display panel and display device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN202211212149.7A Pending CN115483262A (en) 2019-05-31 2019-05-31 Display panel and display device

Country Status (1)

Country Link
CN (2) CN115483262A (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110851024A (en) * 2019-12-20 2020-02-28 厦门天马微电子有限公司 Display panel and display device
CN111312755A (en) * 2019-11-29 2020-06-19 昆山国显光电有限公司 Display panel and display device
CN113097263A (en) * 2021-03-25 2021-07-09 京东方科技集团股份有限公司 Display substrate and display device
CN113299722A (en) * 2021-05-31 2021-08-24 福州京东方显示技术有限公司 Display panel
WO2021212421A1 (en) * 2020-04-23 2021-10-28 京东方科技集团股份有限公司 Anti-corrosion circuit, array substrate, and electronic device
WO2021233382A1 (en) * 2020-05-20 2021-11-25 京东方科技集团股份有限公司 Display panel, preparation method therefor, and spliced screen
WO2022052736A1 (en) * 2020-09-11 2022-03-17 京东方科技集团股份有限公司 Display substrate and display device
WO2022061543A1 (en) * 2020-09-22 2022-03-31 京东方科技集团股份有限公司 Display substrate and display device
WO2022204977A1 (en) * 2021-03-30 2022-10-06 京东方科技集团股份有限公司 Display panel and display device
WO2023122880A1 (en) * 2021-12-27 2023-07-06 京东方科技集团股份有限公司 Display panel and display device
EP4044245A4 (en) * 2020-03-23 2023-08-16 BOE Technology Group Co., Ltd. Lead arrangement structure for oled display device and display device
WO2023206112A1 (en) * 2022-04-27 2023-11-02 京东方科技集团股份有限公司 Display panel and display apparatus

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102569348A (en) * 2012-02-15 2012-07-11 福州华映视讯有限公司 Active light-emitting element
CN104425552A (en) * 2013-08-30 2015-03-18 乐金显示有限公司 Display device and method for manufacturing the same
CN104752485A (en) * 2013-12-31 2015-07-01 乐金显示有限公司 Flexible Display Device And Method For Fabricating The Same
CN105977260A (en) * 2016-05-20 2016-09-28 京东方科技集团股份有限公司 Power line structure, array substrate, and display panel
CN205657057U (en) * 2016-05-31 2016-10-19 上海天马微电子有限公司 Flexible display panel and display device
US20170110532A1 (en) * 2015-10-16 2017-04-20 Samsung Display Co., Ltd. Display apparatus
CN107086242A (en) * 2017-06-26 2017-08-22 信利光电股份有限公司 A kind of array base palte, touch-control display panel and driving method
CN108336120A (en) * 2018-03-30 2018-07-27 京东方科技集团股份有限公司 A kind of array substrate, display panel and display device
CN109449196A (en) * 2018-12-29 2019-03-08 厦门天马微电子有限公司 Display panel and display device

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102569348A (en) * 2012-02-15 2012-07-11 福州华映视讯有限公司 Active light-emitting element
CN104425552A (en) * 2013-08-30 2015-03-18 乐金显示有限公司 Display device and method for manufacturing the same
CN104752485A (en) * 2013-12-31 2015-07-01 乐金显示有限公司 Flexible Display Device And Method For Fabricating The Same
US20170110532A1 (en) * 2015-10-16 2017-04-20 Samsung Display Co., Ltd. Display apparatus
CN105977260A (en) * 2016-05-20 2016-09-28 京东方科技集团股份有限公司 Power line structure, array substrate, and display panel
CN205657057U (en) * 2016-05-31 2016-10-19 上海天马微电子有限公司 Flexible display panel and display device
CN107086242A (en) * 2017-06-26 2017-08-22 信利光电股份有限公司 A kind of array base palte, touch-control display panel and driving method
CN108336120A (en) * 2018-03-30 2018-07-27 京东方科技集团股份有限公司 A kind of array substrate, display panel and display device
CN109449196A (en) * 2018-12-29 2019-03-08 厦门天马微电子有限公司 Display panel and display device

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111312755A (en) * 2019-11-29 2020-06-19 昆山国显光电有限公司 Display panel and display device
CN111312755B (en) * 2019-11-29 2021-06-08 昆山国显光电有限公司 Display panel and display device
CN110851024B (en) * 2019-12-20 2022-10-04 厦门天马微电子有限公司 Display panel and display device
CN110851024A (en) * 2019-12-20 2020-02-28 厦门天马微电子有限公司 Display panel and display device
EP4044245A4 (en) * 2020-03-23 2023-08-16 BOE Technology Group Co., Ltd. Lead arrangement structure for oled display device and display device
EP4141943A4 (en) * 2020-04-23 2023-09-20 BOE Technology Group Co., Ltd. Anti-corrosion circuit, array substrate, and electronic device
WO2021212421A1 (en) * 2020-04-23 2021-10-28 京东方科技集团股份有限公司 Anti-corrosion circuit, array substrate, and electronic device
WO2021233382A1 (en) * 2020-05-20 2021-11-25 京东方科技集团股份有限公司 Display panel, preparation method therefor, and spliced screen
WO2022052736A1 (en) * 2020-09-11 2022-03-17 京东方科技集团股份有限公司 Display substrate and display device
WO2022061543A1 (en) * 2020-09-22 2022-03-31 京东方科技集团股份有限公司 Display substrate and display device
US11917891B2 (en) 2020-09-22 2024-02-27 Chengdu Boe Optoelectronics Technology Co., Ltd. Display substrate and display apparatus
CN113097263B (en) * 2021-03-25 2024-05-24 京东方科技集团股份有限公司 Display substrate and display device
CN113097263A (en) * 2021-03-25 2021-07-09 京东方科技集团股份有限公司 Display substrate and display device
WO2022204977A1 (en) * 2021-03-30 2022-10-06 京东方科技集团股份有限公司 Display panel and display device
GB2609822A (en) * 2021-03-30 2023-02-15 Boe Technology Group Co Ltd Display panel and display device
CN113299722A (en) * 2021-05-31 2021-08-24 福州京东方显示技术有限公司 Display panel
WO2023122880A1 (en) * 2021-12-27 2023-07-06 京东方科技集团股份有限公司 Display panel and display device
WO2023206112A1 (en) * 2022-04-27 2023-11-02 京东方科技集团股份有限公司 Display panel and display apparatus

Also Published As

Publication number Publication date
CN115483262A (en) 2022-12-16
CN110190103B (en) 2022-10-28

Similar Documents

Publication Publication Date Title
CN110190103A (en) A kind of display panel and display device
WO2021036285A1 (en) Display panel and display apparatus
CN110767710B (en) Display substrate, display panel and display device
CN109802048A (en) Display device
CN106409845B (en) Switching element, manufacturing method thereof, array substrate and display device
US9798203B2 (en) Semiconductor device and display device
CN109962092A (en) A kind of display panel and display device
CN108732841A (en) A kind of display panel and preparation method thereof, display device
CN111029390B (en) Display panel, driving method thereof and display device
CN104641285B (en) Semiconductor device and display device
CN106165005A (en) Active-matrix substrate and display device
US20220343862A1 (en) Display substrate and display device
CN106129097B (en) Pixel structure and display panel thereof
CN115843201A (en) Display panel and display device
WO2020182000A1 (en) Shift register unit, gate driving circuit and display apparatus
CN106298809B (en) Thin-film transistor array base-plate and preparation method thereof, liquid crystal display device
CN111916488A (en) Display substrate and display device
US20210200003A1 (en) Thin-film transistor, array substrate, display panel and display device
CN112802866A (en) Backlight preparation method, backlight and display device
CN111403460A (en) O L ED display panel and display device
JP2023073280A (en) Display device
JP2020187234A (en) Display
KR102195275B1 (en) Method of forming contact hole and array substrate applying to the same
CN109860222B (en) Display panel and display device
US11798469B1 (en) Display panel and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant