CN110188744B - 显示面板及显示装置 - Google Patents
显示面板及显示装置 Download PDFInfo
- Publication number
- CN110188744B CN110188744B CN201910449129.3A CN201910449129A CN110188744B CN 110188744 B CN110188744 B CN 110188744B CN 201910449129 A CN201910449129 A CN 201910449129A CN 110188744 B CN110188744 B CN 110188744B
- Authority
- CN
- China
- Prior art keywords
- substrate layer
- projection
- unit
- dtft
- light
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000758 substrate Substances 0.000 claims abstract description 133
- 239000003990 capacitor Substances 0.000 claims abstract description 33
- 238000001514 detection method Methods 0.000 claims description 12
- 239000010409 thin film Substances 0.000 claims description 6
- 238000009413 insulation Methods 0.000 claims description 2
- 238000003384 imaging method Methods 0.000 abstract description 18
- 230000005540 biological transmission Effects 0.000 abstract description 13
- 239000010410 layer Substances 0.000 description 154
- 229910052751 metal Inorganic materials 0.000 description 19
- 239000002184 metal Substances 0.000 description 19
- 238000002834 transmittance Methods 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 238000003860 storage Methods 0.000 description 4
- 230000000903 blocking effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 239000011241 protective layer Substances 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- VQQONBUSTPHTDO-UHFFFAOYSA-N [Sn]=O.[In].[Ag].[Sn]=O.[In] Chemical compound [Sn]=O.[In].[Ag].[Sn]=O.[In] VQQONBUSTPHTDO-UHFFFAOYSA-N 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000003760 hair shine Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14678—Contact-type imagers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
- G06V10/00—Arrangements for image or video recognition or understanding
- G06V10/10—Image acquisition
- G06V10/12—Details of acquisition arrangements; Constructional details thereof
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
- G06V10/00—Arrangements for image or video recognition or understanding
- G06V10/10—Image acquisition
- G06V10/12—Details of acquisition arrangements; Constructional details thereof
- G06V10/14—Optical characteristics of the device performing the acquisition or on the illumination arrangements
- G06V10/147—Details of sensors, e.g. sensor lenses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
- G06V10/00—Arrangements for image or video recognition or understanding
- G06V10/10—Image acquisition
- G06V10/17—Image acquisition using hand-held instruments
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
- G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
- G06V40/10—Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
- G06V40/12—Fingerprints or palmprints
- G06V40/13—Sensors therefor
- G06V40/1318—Sensors therefor using electro-optical elements or layers, e.g. electroluminescent sensing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1255—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1218—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or structure of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/15—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
- H01L27/153—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
- H01L27/156—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars two-dimensional arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1216—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being capacitors
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Theoretical Computer Science (AREA)
- Multimedia (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Vascular Medicine (AREA)
- Health & Medical Sciences (AREA)
- General Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Human Computer Interaction (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Image Input (AREA)
- Measurement Of The Respiration, Hearing Ability, Form, And Blood Characteristics Of Living Organisms (AREA)
Abstract
本发明提供一种显示面板及显示装置,在显示面板的指纹识别区包括衬底层和像素电路;像素电路包括设置在衬底层之上的DTFT单元、源极走线、漏极走线以及电容单元;DTFT单元的源区连接源极走线,DTFT单元的漏区连接漏极走线,DTFT单元的沟道区与漏极走线之间为透光区域;其中,DTFT单元的沟道区在衬底层的投影,靠近源极走线在衬底层的投影,减小了DTFT单元的沟道区与源极走线之间的缝隙宽度,增大DTFT单元的沟道区与漏极走线之间的距离,从而增大了单个透光区域的透光面积;电容单元在衬底层的投影,覆盖所述沟道区在衬底层的投影,从而减少了所述沟道区与源极走线之间缝隙的衍射,提高了屏下指纹成像质量。
Description
技术领域
本发明涉及显示技术领域,尤其涉及一种显示面板及显示装置。
背景技术
随着显示技术的发展,为了提高用户体验,通过将显示面板的显示区复用作指纹识别区,可以实现屏下指纹识别。用户在具有屏下指纹识别功能的显示装置上进行指纹识别操作时,只需要将手指触摸显示屏的指纹识别区,显示装置就能检测到用户的指纹信息。
现有技术中的显示面板实现屏下指纹识别的方式,通常是在显示面板的基板内嵌设指纹识别单元。在进行指纹识别时,用户手指触摸显示面板表面,像素单元发出的光照射在用户手指上,并经用户手指反射后透过显示面板的像素层照射到指纹识别单元,指纹识别单元根据接收到的光线的强弱分布判断用户手指指纹的谷和脊,以实现指纹识别。
然而,随着对显示要求的不断提高,显示面板的像素密度(Pixels Per Inch,简称:PPI)和像素电路密度较大,导致指纹识别中反射到指纹识别单元的光线被遮挡,屏下指纹的整体成像质量不高。
发明内容
本发明提供一种显示面板及显示装置,提高单个透光区域的面积和透光率,从而提高了屏下指纹的整体成像质量。
根据本发明的第一方面,提供一种显示面板,包括指纹识别区;所述指纹识别区包括衬底层和像素电路;所述像素电路包括设置在所述衬底层之上的驱动薄膜晶体管DTFT单元、源极走线、漏极走线以及电容单元;所述DTFT单元的源区连接所述源极走线,所述DTFT单元的漏区连接所述漏极走线,所述DTFT单元的沟道区与所述漏极走线之间为透光区域;其中,所述DTFT单元的沟道区在所述衬底层的投影,位于所述源极走线在所述衬底层的投影和所述漏极走线在所述衬底层的投影之间,且所述DTFT单元的沟道区的投影与所述源极走线的投影的距离,小于所述DTFT单元的沟道区的投影与所述漏极走线的投影的距离;所述电容单元在所述衬底层的投影,覆盖所述DTFT单元的沟道区在所述衬底层的投影。
可选地,所述电容单元在所述衬底层的投影,还覆盖所述DTFT单元的沟道区与所述源极走线在所述衬底层的投影间隙。
可选地,所述电容单元包括绝缘交叠的上极板和下极板;所述下极板在所述衬底层的投影覆盖所述DTFT单元的沟道区在所述衬底层的投影;所述上极板在所述衬底层的投影覆盖所述下极板在所述衬底层的投影,且覆盖所述DTFT单元的沟道区与所述源极走线在所述衬底层的投影间隙。
可选地,所述上极板在所述衬底层的投影还与所述源极走线在所述衬底层的投影交叠。
可选地,所述下极板形成所述DTFT单元的共用栅极。
可选地,所述指纹识别区还包括:发光器件;所述发光器件设置在所述像素电路背向所述衬底层的一侧,并与所述像素电路连接;所述发光器件在所述衬底层的投影,覆盖所述电容单元在所述衬底层的投影。
可选地,所述指纹识别区还包括:在行方向延伸的行信号线;每个所述发光器件的所述像素电路都与2条行信号线连接;其中,所述发光器件对应的所述2条行信号线在所述衬底层的投影,都与所述发光器件在所述衬底层的投影交叠。
可选地,所述发光器件包括依次层叠的阳极、发光层、阴极;所述阳极设置在所述像素电路背向所述衬底层的一侧;所述阳极在所述衬底层的投影,覆盖所述发光层和所述阴极在所述衬底层的投影。
可选地,所述电容单元在所述衬底层的投影,与所述DTFT单元的沟道区在所述衬底层的投影形状一致。
可选地,还包括:在列方向延伸的数据线;每个所述发光器件的所述像素电路都与1条数据线连接;所述数据线在所述衬底层的投影,与所述发光器件在所述衬底层的投影交叠。
根据本发明的第二方面,提供一种显示装置,包括:指纹图像检测单元和如本发明第一方面及第一方面各种可选方案中任一所述的显示面板;所述衬底层为透明介质层,所述指纹图像检测单元设置在所述衬底层背向所述像素电路的一侧。
本发明提供的一种显示面板及显示装置,在显示面板的指纹识别区包括衬底层和像素电路;像素电路包括设置在衬底层之上的驱动薄膜晶体管DTFT单元、源极走线、漏极走线以及电容单元;DTFT单元的源区连接源极走线,DTFT单元的漏区连接漏极走线,DTFT单元的沟道区与漏极走线之间为透光区域;其中,DTFT单元的沟道区在衬底层的投影,靠近源极走线在衬底层的投影,减小了DTFT单元的沟道区与源极走线之间的缝隙宽度,增大DTFT单元的沟道区与漏极走线之间的距离,从而增大了单个透光区域的透光面积;而且,电容单元在衬底层的投影,覆盖DTFT单元的沟道区在衬底层的投影,从而减少了DTFT单元的沟道区与源极走线之间缝隙的衍射,提高了屏下指纹成像质量。
附图说明
图1是现有技术中的一种显示面板的指纹识别区像素电路的截面示意图;
图2是本发明实施例提供的一种显示面板的局部俯视图;
图3是本发明实施例提供的另一种显示面板的局部俯视图;
图4是本发明实施例提供的再一种显示面板的局部俯视图;
图5是本发明实施例提供的又一种显示面板的局部俯视图。
图中:
101:衬底层;102:低温多晶硅PSI层;103:第一绝缘层;104:第一金属层;105:电容绝缘层;106:第二金属层;107:第二绝缘层;108:第三金属层;109:保护层;110:阳极;111:像素限定层;
21:DTFT单元;22:源极走线;23:漏极走线;24:电容单元;25:发光器件;26:行信号线;261:参考信号线;262:扫描信号线;263:发光控制信号线;
A:透光区域。
具体实施方式
为使本发明实施例的目的、技术方案和优点更加清楚,下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。
此外,术语“第一”、“第二”仅用于描述目的,而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。由此,限定有“第一”、“第二”的特征可以明示或者隐含地包括一个或者更多个该特征。在本发明的描述中,“多个”的含义是至少两个,例如两个、三个等,除非另有明确具体的限定。
应当理解,在本发明中,“包括”和“具有”以及他们的任何变形,意图在于覆盖不排他的包含,例如,包含了一系列单元的系统、产品或设备不必限于清楚地列出的那些单元,而是可包括没有清楚地列出的或对于这些产品或设备固有的其它单元。
应当理解,在本发明中,“多个”是指两个或两个以上。“包括A、B和C”是指A、B、C三者都包括,“包括A、B或C”是指包括A、B、C三者之一,“包括A、B和/或C”是指包括A、B、C三者中任1个或任2个或3个。
应当理解,在本发明中,“与A对应的B”、“与A相对应的B”、“A与B相对应”或者“B与A相对应”,表示B与A的形状或功能具有对应关系,根据A可以确定B。根据A确定B并不意味着仅仅根据A确定B,还可以根据A和/或其他信息确定B。
在本发明的描述中,需要理解的是,所使用的术语“中心”、“长度”、“宽度”、“厚度”、“顶端”、“底端”、“上”、“下”、“左”、“右”、“前”、“后”、“竖直”、“水平”、“内”、“外”“轴向”、“周向”等指示方位或位置关系为基于附图所示的方位或位置关系,仅是为了便于描述本发明和简化描述,而不是指示或暗示所指的位置或原件必须具有特定的方位、以特定的构造和操作,因此不能理解为对本发明的限制。
在本发明中,除非另有明确的规定和限定,术语“安装”、“相连”、“连接”、“固定”等应做广义理解,例如可以是固定连接,也可以是可拆卸连接,或成为一体;可以是机械连接,也可以是电连接或者可以互相通讯;可以是直接相连,也可以通过中间媒介间接相连,可以使两个元件内部的连通或两个元件的相互作用关系。对于本领域的普通技术人员而言,可以根据具体情况理解上述术语在本发明中的具体含义。
在本发明中,除非另有明确的规定和限定,第一特征在第二特征之“上”或之“下”可以包括第一和第二特征直接接触,也可以包括第一和第二特征不是直接接触而是通过它们之间的另外的特征接触。而且,第一特征在第二特征“之上”、“上方”和“上面”包括第一特征在第二特征正上方和斜上方,或仅仅表示第一特征水平高度高于第二特征。第一特征在第二特征“之下”、“下方”和“下面”包括第一特征在第二特征正下方和斜下方,或仅仅表示第一特征水平高度小于第二特征。
下面以具体地实施例对本发明的技术方案进行详细说明。所述实施例的示例在附图中示出,其中自始至终以相同或类似的标号表示相同或类似的组件或具有相同或类似功能的组件。下面这几个具体的实施例可以相互结合,对于相同或相似的概念或过程可能在某些实施例不再赘述。
显示面板通常包括显示区和围绕显示区的非显示区,非显示区通常用于对显示面板的固定安装,显示区为主要功能区。为了提高全面屏显示的效果,降低非显示区的面积,目前的屏下指纹识别方案通常是把显示区的至少局部复用为指纹识别区。参见图1,是现有技术中的一种显示面板的指纹识别区像素电路的截面示意图。显示面板通常包括如图1所示的衬底层101、低温多晶硅PSI层102、第一绝缘层103、第一金属层104、电容绝缘层105、第二金属层106、第二绝缘层107、第三金属层108、保护层109、阳极110、像素限定层111以及设置在阳极110之上与阳极110共同形成发光器件的像素层(图中未示出)。其中,PSI层102与第一绝缘层103和第一金属层104形成驱动薄膜晶体管DTFT,还与第一金属层104绝缘交叠形成开关TFT。第一金属层104还与电容绝缘层105、第二金属层106形成像素电路的存储电容,电容绝缘层105通常为氮化硅层。第二金属层106之上层叠设置第二绝缘层107,第二绝缘层107通常包括层叠的氮化硅层和氧化硅层,其中的氮化硅层设置在第二金属层106背离衬底层101的一侧。第一金属层104图案化形成DTFT的栅极、扫描线、发光控制信号线。第二金属层106可以图案化形成像素电路的参考信号线以及存储电容的上极板。上极板与第一金属层104形成的栅极绝缘交叠形成所述存储电容,其中,第一金属层104形成的栅极是存储电容的下极板。第三金属层图案化形成数据线,第三金属层图案化形成数据线、电源线,同时在像素电路的结构中起到不同电路单元间的桥接作用。在图1所示的结构中,指纹图像检测单元(图中未示出)通常可以设置在透明的衬底层101之下,即衬底层101背离PSI层102的一侧。本发明下述各实施例中显示面板中各结构之间的连接关系都与图1所示的结构类似,但通过对各结构之间的相对位置的设计,实现显示面板的屏下指纹成像质量的提高。可以理解地,在图1所示现有技术中没有电连接关系的结构,在本发明下述各实施例中也没有电连接关系,下述实施例中的“覆盖”、“交叠”仅指两结构之间的相对位置关系,而不用于限定连接关系。
显示面板在进行指纹识别时,用户手指触摸点亮的显示面板表面,以使得显示面板中发光器件发出的光线在用户手指表面发生反射,反射光线穿过像素电路进入显示面板到达指纹图像检测单元。指纹图像检测单元根据接收到的光线感应成像,得到用户指纹的图像信号。其中,反射光线穿过像素电路进入显示面板到达指纹图像检测单元的过程中,反射光线被发光器件和像素电路中不透光结构遮挡,而且随着目前显示面板PPI的不断提升,显示区中像素电路的密度不断增加,不透光结构对反射光的遮挡较多,最后照射到指纹图像检测单元的反射光较少,导致了屏下指纹的整体成像质量不高。
为了解决现有显示面板中上述问题,本发明实施例提供一种显示面板,通过对像素电路中不透光部分的排布,减少小面积透光区域的数量,提高单个透光区域的透光面积,减少衍射造成的干扰,提高了屏下指纹的整体成像质量。
本发明实施例提供的显示面板包括指纹识别区,参见图2,是本发明实施例提供的一种显示面板的局部俯视图。图2示意出了显示面板中行方向排列的3个像素电路,其中,同样填充图案的结构为同层图案化得到的结构(例如斜线填充的结构都是第一金属层图案化后得到的)。在显示面板的指纹识别区中,设置有衬底层和像素电路的层结构,而衬底层通常为透明的氧化硅层和氮化硅层,对用户指纹反射光有遮挡作用主要是不透明的像素电路结构,下面各实施例附图中主要是对不透明结构进行示意,又为了简化示意图,在附图中都未对列方向延伸的数据线进行示意。指纹识别区中主要包括衬底层和像素电路,图2所示的显示面板是指纹识别区的像素电路中不透明结构的示意。
在图2所示的结构中,像素电路包括设置在衬底层之上的驱动薄膜晶体管DTFT单元21、源极走线22、漏极走线23以及电容单元24。
其中,DTFT单元21(图2中用虚线U形框示意)的源区连接源极走线22,DTFT单元21的漏区连接漏极走线23,DTFT单元21的沟道区与漏极走线23之间为透光区域A。
参见图2,DTFT单元21、源极走线22和漏极走线23同层设置在PSI层。DTFT单元21在PSI层的图案部分的参见图2中夹在源极走线22和漏极走线23之间的类U形部分。图2中类U形部分的U形区域为DTFT单元21的沟道区,与其左侧源极走线22连接的是DTFT单元21的源区,与其右侧漏极走线23连接的是DTFT单元21的漏区。
在现有的显示面板结构中,DTFT单元21的沟道区被设置在源极走线22和漏极走线23的中间,DTFT单元21的沟道区与源极走线22的距离,与DTFT单元21的沟道区与漏极走线23的距离一致,导致DTFT单元21的沟道区两侧都可能存在透光区域A。为了提高整体成像质量,本实施例中将DTFT单元21的沟道区朝源极走线22右移,以使得DTFT单元21的沟道区与源极走线22的距离,大于DTFT单元21的沟道区与漏极走线23的距离,从而增大了DTFT单元21的沟道区与漏极走线23之间透光区域A的面积。本实施例通过提高单个透光区域A的透光面积,提高整体成像质量。
继续参见图2,其中,DTFT单元21的沟道区在衬底层的投影,位于源极走线22在衬底层的投影和漏极走线23在衬底层的投影之间,且DTFT单元21的沟道区的投影与源极走线22的投影的距离,小于DTFT单元21的沟道区的投影与漏极走线23的投影的距离。可以理解为,DTFT单元21的沟道区的投影与漏极走线23的投影的距离,是所述透光区域A在行方向的宽度。在此基础上,本实施例中的电容单元24(图2中用虚线方框示意)还覆盖DTFT单元21的沟道区,电容单元24在衬底层的投影,覆盖DTFT单元21的沟道区在衬底层的投影。通过提高异层不透光结构之间的交叠面积,以提高显示面板的透光率。
本实施例提供的一种显示面板,在显示面板的指纹识别区包括衬底层和像素电路;像素电路包括设置在衬底层之上的驱动薄膜晶体管DTFT单元、源极走线、漏极走线以及电容单元;DTFT单元的源区连接源极走线,DTFT单元的漏区连接漏极走线,DTFT单元的沟道区与漏极走线之间为透光区域A;其中,DTFT单元的沟道区在衬底层的投影,靠近源极走线在衬底层的投影,减小了DTFT单元的沟道区与源极走线之间的缝隙宽度,增大DTFT单元的沟道区与漏极走线之间的距离,从而增大了单个透光区域A的透光面积;而且,电容单元在衬底层的投影,覆盖DTFT单元的沟道区在衬底层的投影,从而减少了DTFT单元的沟道区与源极走线之间缝隙的衍射,提高了屏下指纹成像质量。
在上述实施例的基础上,继续参见图2,为了减少透光间隙产生衍射影响成像质量,如图2所示,电容单元在所述衬底层的投影,还可以覆盖DTFT单元的沟道区与源极走线在衬底层的投影间隙。具体地,间隙宽度是由制作工艺极限来决定的,假设该间隙宽度最小能达到2mm。例如现有的DTFT单元的沟道区分别与源极走线和漏极走线之间都距离4mm,为了增大透光区域A的行方向宽度,将DTFT单元的沟道区向源极走线偏移2mm后。偏移设置后的透光区域A在行方向上的宽度达到6mm,能够实现较大的通光,而DTFT单元的沟道区与源极走线的间隙宽度为2mm,将产生衍射对成像质量造成影响。
为了避免DTFT单元的沟道区与源极走线之间的间隙造成的衍射问题本实施例,将覆盖DTFT单元的沟道区的电容单元向源极走线方向平移,直至电容单元在所述衬底层的投影,覆盖DTFT单元的沟道区与源极走线在衬底层的投影间隙,从而减少透光间隙造成的衍射干扰,提高显示面板的整体成像质量。在一些具体的实现方式中,电容单元包括绝缘交叠的上极板(参见图2所示虚线方框中填充三角形图像部分)和下极板(参见图2所示虚线方框中填充斜线图案部分),可以是上极板在衬底层的投影覆盖下极板在衬底层的投影,且覆盖DTFT单元的沟道区与源极走线在衬底层的投影间隙。而下极板在衬底层的投影可以是覆盖DTFT单元的沟道区在衬底层的投影。例如,为了节约空间,下极板形成DTFT单元的共用栅极,则下极板无法覆盖DTFT单元的沟道区与源极走线之间的间隙,而通过将上极板在行方向延伸,就能覆盖DTFT单元的沟道区与源极走线之间的间隙,阻挡用户指纹的反射光在DTFT单元的沟道区与源极走线之间的间隙发生衍射,提高显示面板的整体成像质量。
上述实施例中的电容单元属于挡光面积较大的结构,为了提高透光率,还可以对电容单元24的形状进行设计,电容单元24的形状可以有多种实现方式,例如参见图3,是本发明实施例提供的另一种显示面板的局部俯视图。在图3所示的实施例中,电容单元24在衬底层的投影,与DTFT单元的沟道区在衬底层的投影形状一致。可以理解为,电容单元24与DTFT单元的沟道区在衬底层的投影重合,或者,DTFT单元的沟道区在衬底层的投影在电容单元在衬底层的投影之内。减小电容单元的面积后,还可以通过减薄电容单元的电容极板厚度和/或改变电容单元两极板之间的绝缘介质来提升电容值,具体实现方式在此不做限制。图3所示实施例通过将电容单元设置为与DTFT单元在衬底层投影形状一致的结构,在提高异层不透光结构交叠面积的同时,减小整体遮光面积占比,进而提高了显示面板的透光率。
在上述实施例的基础上,参见图4,是本发明实施例提供的再一种显示面板的局部俯视图。在图4所示的显示面板中,电容单元的上极板在衬底层的投影还与源极走线在衬底层的投影交叠。可以理解为,电容单元24的上极板在行方向的边缘覆盖到至少部分源极走线。或者如图4所示的,源极走线的一段在衬底层的投影,在上极板在衬底层的投影之内。本实施例通过电容单元的上极板覆盖至少部分源极走线,不仅提高了不透光的源极走线与电容单元之间的交叠面积,还能够在源极走线屏蔽寄生电容,进而稳定DTFT单元的栅-源电压差,降低迟滞影响。
在上述实施例中,参见图5,是本发明实施例提供的又一种显示面板的局部俯视图。如图5所示,在一些实施例中,指纹识别区还包括:发光器件25。发光器件设置在像素电路背向衬底层的一侧(即设置在像素电容之上),并与像素电路连接。在图2至图4所示的任一实施例中,发光器件可以结合像素电路中预留的透光区域A和非透光区域A进行布局设计。例如参见图5,发光器件在衬底层的投影,覆盖电容单元在衬底层的投影。电容单元和发光器件都是挡光面积较大的结构,因此通过将两者设计为共用同一非透光区域A,增加了大块挡光图像的交叠量,可以提高显示面板的面积利用率,进而提高显示面板的透光率。
继续参见图5,指纹识别区还包括:在行方向延伸的行信号线26。可以理解为,行信号线至少包括用于提高参考电压(REFN电压)的参考信号线261,以及提供扫描信号的扫描信号线262。但在一些实施例中,参见图5,行信号线还包括提供发光控制信号的发光控制信号线263,即图5所示实施例中包括3条行信号线26。电容单元24通常是被设置在2条行信号线26之间的区域,例如图5中的电容单元24设置在扫描信号线262和发光控制信号线263之间。在本实施例中,每个发光器件25的像素电路都与2条行信号线26连接,发光器件25对应的这2条行信号线26在衬底层的投影,都与发光器件25在衬底层的投影交叠。参见图5,发光器件25的上边缘覆盖扫描信号线262,下边缘覆盖发光控制信号线263,由此确定了行信号线26与发光器件25之间的相对位置。本实施例通过发光器件25与行扫描线之间投影的交叠,减少了发光器件25与行扫描线之间的通光间隙,进一步减少了间隙衍射,提高了显示面板的整体成像质量。
在图5所示的实施例中,发光器件25具体可以包括依次层叠的阳极、发光层、阴极,其中,阳极设置在像素电路背向衬底层的一侧。发光器件25在衬底层的投影,是其中不透光且面积最大的介质层在衬底层的投影。在现有技术中,阳极的大面积遮挡形成了发光器件25在衬底层的投影。在一些实施例中,阳极在衬底层的投影,覆盖发光层和阴极在衬底层的投影。不透光的介质层的阳极例如是不透明的氧化铟锡-银-氧化铟锡复合(ITO/Ag/ITO)层。本实施例通过对阳极的位置设计,确定发光器件25在衬底层的投影位置。
在一些实施例中,显示面板还包括:在列方向延伸的数据线。每个发光器件25的所述像素电路都与1条数据线连接。由于数据线也是不透光的介质层,为了提高透光率,本实施例中所述数据线在衬底层的投影,与发光器件25在衬底层的投影交叠。可以理解为,数据线在衬底层的一段投影是在发光器件25在衬底层的投影之内。通过将数据线的遮光面与发光器件25的遮光面交叠,提高了透光面积占比,提高了显示面板的透光率。
在上述各种显示面板实施例的基础上,本发明还提供了一种显示装置。该显示装置包括:指纹图像检测单元和如上述任一实施例所述的显示面板。其中,显示面板的衬底层为透明介质层,指纹图像检测单元设置在衬底层背向像素电路的一侧。在进行指纹识别时,发光器件25发出的光线照射到用户手指上,用户手指进行反射后的指纹反射光经由显示面板中透光位置和透明的衬底层,照射到指纹图像检测单元上,其中,透光位置包括上述实施例中的透光区域。指纹图像检测单元根据接收到的反射光成像中的光强分布,实现对指纹的谷和脊的识别。本发明实施例中显示装置通过显示面板的上述各种可能的结构,减少了反射光在间隙透光位置发生的衍射,提高了屏下指纹的成像质量,进而增大指纹识别的检测精度。
本发明实施例中的显示装置,包括但不限于手机、个人数字助理(PersonalDigitalAssistant,简称:PDA)、平板电脑、电纸书、电视机、门禁、智能固定电话、控制台等具有显示功能的设备,本发明实施例对显示装置的形式并不限定。
最后应说明的是:以上各实施例仅用以说明本发明的技术方案,而非对其限制;尽管参照前述各实施例对本发明进行了详细的说明,本领域的普通技术人员应当理解:其依然可以对前述各实施例所记载的技术方案进行修改,或者对其中部分或者全部技术特征进行等同替换;而这些修改或者替换,并不使相应技术方案的本质脱离本发明各实施例技术方案的范围。
Claims (10)
1.一种显示面板,其特征在于,包括指纹识别区;所述指纹识别区包括衬底层和像素电路;
所述像素电路包括设置在所述衬底层之上的驱动薄膜晶体管DTFT单元、源极走线、漏极走线以及电容单元;
所述DTFT单元的源区连接所述源极走线,所述DTFT单元的漏区连接所述漏极走线,所述DTFT单元的沟道区与所述漏极走线之间为透光区域;
其中,所述DTFT单元的沟道区在所述衬底层的投影,位于所述源极走线在所述衬底层的投影和所述漏极走线在所述衬底层的投影之间,且所述DTFT单元的沟道区在所述衬底层的投影与所述源极走线在所述衬底层的投影的距离,小于所述DTFT单元的沟道区在所述衬底层的投影与所述漏极走线的投影的距离;所述电容单元在所述衬底层的投影,覆盖所述DTFT单元的沟道区在所述衬底层的投影。
2.根据权利要求1所述的显示面板,其特征在于,所述电容单元在所述衬底层的投影,还覆盖所述DTFT单元的沟道区与所述源极走线在所述衬底层的投影间隙。
3.根据权利要求1或2所述的显示面板,其特征在于,所述电容单元包括绝缘交叠的上极板和下极板;
所述下极板在所述衬底层的投影覆盖所述DTFT单元的沟道区在所述衬底层的投影;
所述上极板在所述衬底层的投影覆盖所述下极板在所述衬底层的投影,且覆盖所述DTFT单元的沟道区与所述源极走线在所述衬底层的投影间隙。
4.根据权利要求3所述的显示面板,其特征在于,所述上极板在所述衬底层的投影还与所述源极走线在所述衬底层的投影交叠。
5.根据权利要求1所述的显示面板,其特征在于,所述指纹识别区还包括:发光器件;
所述发光器件设置在所述像素电路背向所述衬底层的一侧,并与所述像素电路连接;
所述发光器件在所述衬底层的投影,覆盖所述电容单元在所述衬底层的投影。
6.根据权利要求5所述的显示面板,其特征在于,所述指纹识别区还包括:在行方向延伸的行信号线;每个所述发光器件的所述像素电路都与2条行信号线连接;
其中,所述发光器件对应的所述2条行信号线在所述衬底层的投影,都与所述发光器件在所述衬底层的投影交叠。
7.根据权利要求6所述的显示面板,其特征在于,所述发光器件包括依次层叠的阳极、发光层、阴极;
所述阳极设置在所述像素电路背向所述衬底层的一侧;所述阳极在所述衬底层的投影,覆盖所述发光层和所述阴极在所述衬底层的投影。
8.根据权利要求1所述的显示面板,其特征在于,所述电容单元在所述衬底层的投影,与所述DTFT单元的沟道区在所述衬底层的投影形状一致。
9.根据权利要求5至7任一所述的显示面板,其特征在于,还包括:在列方向延伸的数据线;
每个所述发光器件的所述像素电路都与1条数据线连接;所述数据线在所述衬底层的投影,与所述发光器件在所述衬底层的投影交叠。
10.一种显示装置,其特征在于,包括:指纹图像检测单元和如权利要求1至9任一所述的显示面板;
所述衬底层为透明介质层,所述指纹图像检测单元设置在所述衬底层背向所述像素电路的一侧。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910449129.3A CN110188744B (zh) | 2019-05-28 | 2019-05-28 | 显示面板及显示装置 |
PCT/CN2019/116728 WO2020238041A1 (zh) | 2019-05-28 | 2019-11-08 | 显示面板及显示装置 |
US17/367,942 US12094913B2 (en) | 2019-05-28 | 2021-07-06 | Display panel and display device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910449129.3A CN110188744B (zh) | 2019-05-28 | 2019-05-28 | 显示面板及显示装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN110188744A CN110188744A (zh) | 2019-08-30 |
CN110188744B true CN110188744B (zh) | 2020-06-16 |
Family
ID=67718097
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910449129.3A Active CN110188744B (zh) | 2019-05-28 | 2019-05-28 | 显示面板及显示装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US12094913B2 (zh) |
CN (1) | CN110188744B (zh) |
WO (1) | WO2020238041A1 (zh) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110188744B (zh) * | 2019-05-28 | 2020-06-16 | 昆山国显光电有限公司 | 显示面板及显示装置 |
CN112563303B (zh) * | 2019-09-25 | 2023-02-03 | 上海和辉光电股份有限公司 | 一种显示面板及显示装置 |
CN114550606A (zh) * | 2019-12-02 | 2022-05-27 | 武汉天马微电子有限公司 | 一种显示面板和显示装置 |
CN110930883B (zh) * | 2019-12-12 | 2021-09-10 | 昆山国显光电有限公司 | 显示面板和显示装置 |
CN111028687B (zh) * | 2019-12-16 | 2021-10-15 | 厦门天马微电子有限公司 | 一种显示面板及显示装置 |
KR20220086057A (ko) * | 2020-12-16 | 2022-06-23 | 엘지디스플레이 주식회사 | 투명 표시 장치 |
EP4131409A4 (en) * | 2021-02-07 | 2023-08-09 | BOE Technology Group Co., Ltd. | DISPLAY SUBSTRATE, DISPLAY PANEL AND DISPLAY DEVICE |
CN117500315B (zh) * | 2023-12-19 | 2024-10-18 | 惠科股份有限公司 | 触控像素结构、制作方法、显示面板及操作方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017074097A1 (ko) * | 2015-10-28 | 2017-05-04 | 크루셜텍 (주) | 지문 이미지 스캐닝 장치 및 이를 포함하는 이미지 스캔 가능한 디스플레이 장치 |
CN109004012A (zh) * | 2018-08-03 | 2018-12-14 | 上海天马有机发光显示技术有限公司 | 显示面板及其显示装置 |
CN109684958A (zh) * | 2018-12-14 | 2019-04-26 | 武汉华星光电半导体显示技术有限公司 | 一种指纹识别柔性显示屏面板 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100341462B1 (ko) * | 1999-12-18 | 2002-06-21 | 안준영 | 지문인식기가 내장된 정보단말기 |
KR102283584B1 (ko) * | 2014-05-19 | 2021-07-30 | 삼성디스플레이 주식회사 | 표시장치 |
CN105629597B (zh) * | 2016-01-14 | 2019-06-21 | 京东方科技集团股份有限公司 | 阵列基板及其显示驱动方法、制作方法、显示装置 |
KR102663555B1 (ko) * | 2016-10-07 | 2024-05-08 | 삼성디스플레이 주식회사 | 지문 인식 센서를 포함하는 표시 장치 |
CN106897692B (zh) * | 2017-02-23 | 2020-03-03 | 京东方科技集团股份有限公司 | 指纹识别组件和显示装置 |
CN106940488B (zh) * | 2017-04-27 | 2019-07-12 | 上海天马微电子有限公司 | 显示面板及显示装置 |
CN107194321B (zh) * | 2017-04-27 | 2020-04-21 | Oppo广东移动通信有限公司 | 显示屏、显示装置及移动终端 |
US10664676B2 (en) * | 2017-06-12 | 2020-05-26 | Will Semiconductor (Shanghai) Co. Ltd. | Systems and methods for reducing unwanted reflections in display systems incorporating an under display biometric sensor |
US10090415B1 (en) * | 2017-11-29 | 2018-10-02 | International Business Machines Corporation | Thin film transistors with epitaxial source/drain contact regions |
CN108597374B (zh) * | 2018-04-20 | 2021-02-02 | 上海天马有机发光显示技术有限公司 | 一种显示面板和显示装置 |
CN108538206B (zh) * | 2018-05-25 | 2021-02-09 | 武汉天马微电子有限公司 | 显示面板和显示装置 |
CN108878481B (zh) | 2018-06-21 | 2020-11-24 | 武汉天马微电子有限公司 | 一种显示面板及显示装置 |
CN108922469B (zh) | 2018-06-29 | 2021-04-02 | 武汉天马微电子有限公司 | 一种显示面板及显示装置 |
CN109697958B (zh) * | 2019-01-10 | 2020-11-10 | 昆山国显光电有限公司 | 一种有机发光显示面板及有机发光显示装置 |
CN110188744B (zh) * | 2019-05-28 | 2020-06-16 | 昆山国显光电有限公司 | 显示面板及显示装置 |
-
2019
- 2019-05-28 CN CN201910449129.3A patent/CN110188744B/zh active Active
- 2019-11-08 WO PCT/CN2019/116728 patent/WO2020238041A1/zh active Application Filing
-
2021
- 2021-07-06 US US17/367,942 patent/US12094913B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017074097A1 (ko) * | 2015-10-28 | 2017-05-04 | 크루셜텍 (주) | 지문 이미지 스캐닝 장치 및 이를 포함하는 이미지 스캔 가능한 디스플레이 장치 |
CN109004012A (zh) * | 2018-08-03 | 2018-12-14 | 上海天马有机发光显示技术有限公司 | 显示面板及其显示装置 |
CN109684958A (zh) * | 2018-12-14 | 2019-04-26 | 武汉华星光电半导体显示技术有限公司 | 一种指纹识别柔性显示屏面板 |
Also Published As
Publication number | Publication date |
---|---|
WO2020238041A1 (zh) | 2020-12-03 |
US12094913B2 (en) | 2024-09-17 |
US20210335853A1 (en) | 2021-10-28 |
CN110188744A (zh) | 2019-08-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110188744B (zh) | 显示面板及显示装置 | |
KR102672109B1 (ko) | 디스플레이 기판, 디스플레이 패널 및 디스플레이 장치 | |
EP3605207B1 (en) | Array substrate, display screen, and electronic device | |
CN106897699B (zh) | 一种指纹识别器件、oled显示装置 | |
US11093092B2 (en) | Display panel and display device | |
CN108764081B (zh) | 一种显示面板及显示装置 | |
CN106773219B (zh) | 一种显示装置 | |
US10825875B2 (en) | OLED display panel and display device | |
CN104571715B (zh) | 阵列基板及其制作方法和驱动方法、显示装置 | |
KR102047727B1 (ko) | 터치센서 인셀 타입 액정표시장치용 어레이 기판 | |
CN110690365A (zh) | 显示基板及其显示装置 | |
US9013434B2 (en) | Touch display panel and driving method thereof | |
CN210429887U (zh) | 显示基板及其显示装置 | |
KR102018740B1 (ko) | 터치 감지 기능을 구비한 표시 장치 | |
JP2012113309A (ja) | 画素アレイおよびそれを有するディスプレイパネル | |
CN110750177A (zh) | 触控显示面板及触控显示装置 | |
CN111384084B (zh) | 显示面板和智能终端 | |
CN111477635A (zh) | 显示面板及其制作方法、显示装置 | |
CN110231886A (zh) | 一种触控显示面板及触控显示装置 | |
CN111725271B (zh) | Oled显示面板 | |
CN112698746A (zh) | 一种触控显示面板及其驱动方法、触控显示装置 | |
CN111405084A (zh) | 显示面板和智能终端 | |
CN111123587A (zh) | 阵列基板、显示面板及显示装置 | |
US20220058366A1 (en) | Display panel and display device | |
US20110317115A1 (en) | Liquid crystal display device and method for manufacturing same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |