CN110018934A - A kind of system and method based on server master board quick diagnosis power-on error - Google Patents

A kind of system and method based on server master board quick diagnosis power-on error Download PDF

Info

Publication number
CN110018934A
CN110018934A CN201910280240.4A CN201910280240A CN110018934A CN 110018934 A CN110018934 A CN 110018934A CN 201910280240 A CN201910280240 A CN 201910280240A CN 110018934 A CN110018934 A CN 110018934A
Authority
CN
China
Prior art keywords
power supply
main control
control chip
power
cpld main
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CN201910280240.4A
Other languages
Chinese (zh)
Inventor
张文锋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Guo Xinheng Space Science And Technology Ltd
Original Assignee
Shenzhen Guo Xinheng Space Science And Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Guo Xinheng Space Science And Technology Ltd filed Critical Shenzhen Guo Xinheng Space Science And Technology Ltd
Priority to CN201910280240.4A priority Critical patent/CN110018934A/en
Publication of CN110018934A publication Critical patent/CN110018934A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/079Root cause analysis, i.e. error or fault diagnosis
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2273Test methods
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2284Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by power-on test, e.g. power-on self test [POST]

Abstract

The present invention is suitable for server and diagnoses power-on error field, provide a kind of system and method based on server master board quick diagnosis power-on error, the system comprises CPLD main control chips, connect the CPU and memory power supply unit of the CPLD main control chip, connect the PCH power supply unit of the CPLD main control chip, the CPLD main control chip BMC power supply unit is connected, and is detachably connected the liquid crystal display of the CPLD main control chip.Solve current power-up diagnostics method, it needs repairing personnel or designer is the place for searching power-on error by using multimeter or oscillograph, it needs that each power supply is gone to search and is diagnosed, for the mainboard of multichannel CPU, heavy workload, the technical issues of time-consuming, inefficiency, is unfavorable for designer's debugging and plant produced and maintenance.

Description

A kind of system and method based on server master board quick diagnosis power-on error
Technical field
The invention belongs to servers to diagnose power-on error field, more particularly to a kind of based in server master board quick diagnosis The system and method for electric mistake.
Background technique
Server master board power supply type is more at present, including CPU, memory, the power supply of multiple units such as PCH, BMC, especially The server of multi -CPU, power supply type are 2 times even more times of single CPU;When so many power supply type has stringent power supply Sequence, if one of power supply is gone wrong, system possibly can not be operated normally.These complicated power supplies are substantially It is controlled by CPLD.Under normal circumstances, maintenance personal or designer are by using multimeter or to show Wave device searches the place of power-on error, then repairs and debugs.
Summary of the invention
The purpose of the present invention is to provide a kind of systems based on server master board quick diagnosis power-on error, it is intended to solve Current power-up diagnostics method, needs repairing personnel or designer is searched by using multimeter or oscillograph The place of power-on error needs to go to search to each power supply and diagnose, for the mainboard of multichannel CPU, heavy workload, and consumption Duration, inefficiency, the technical issues of being unfavorable for designer's debugging and plant produced and repair.
The invention is realized in this way a kind of system based on server master board quick diagnosis power-on error, the system Including for powering on or the CPLD main control chip of lower electric timing control, connect the CPLD main control chip and for for CPU with it is interior It deposits power supply and acquires CPU and memory for the CPU and memory power supply unit of power information and progress information feedback, connect the CPLD master Control chip and for power and acquiring PCH for PCH for the PCH power supply unit of power information and progress information feedback, described in connection CPLD main control chip and for power and acquiring BMC for BMC for the BMC power supply unit of power information and progress information feedback, and can CPLD main control chip described in dismantling connection and for carrying out the liquid crystal display that information is shown.
A further technical solution of the present invention is: the CPLD main control chip and the CPU and memory power supply unit are two-way Communication connection.
A further technical solution of the present invention is: the CPLD main control chip and the PCH power supply unit two-way communication connect It connects.
A further technical solution of the present invention is: the CPLD main control chip and the BMC power supply unit two-way communication connect It connects.
A further technical solution of the present invention is: the liquid crystal display is the liquid crystal display of I2C interface.
It is described another object of the present invention is to provide a kind of method based on server master board quick diagnosis power-on error Method the following steps are included:
Step S1: CPLD main control chip initializes all of the port first;
Step S2:CPLD main control chip is synchronized to PCH power supply unit and BMC power supply unit according to the enabled letter of sequential export power supply Number, PCH power supply unit and BMC power supply unit receive power supply enable signal and carry out fed power supplies state and give CPLD main control chip;
Step S3:CPLD main control chip judges whether power supply is normal, is normally carried out if so, being then judged as according to fed power supplies state Next step, if not, being judged as abnormal, and obtaining according to fed power supplies state is that PCH power supply unit abnormal electrical power supply or BMC are supplied Electric unit abnormal electrical power supply, and shown to repair;
Step S4:CPLD main control chip carries out CPU and memory power supply unit sends power supply enable signal, and CPU and memory power supply are single Member, which receives power supply enable signal and carries out fed power supplies state, gives CPLD main control chip;
Step S5:CPLD main control chip judges whether power supply is normal according to fed power supplies state, if so, being then judged as normally will be electric The enabled information in source and the feedback information of power supply carry out liquid crystal display screen display, and terminate power-up diagnostics, if not, being judged as It is abnormal, and being obtained according to fed power supplies state is CPU abnormal electrical power supply or memory abnormal electrical power supply, and is shown to be tieed up It repairs.
The beneficial effects of the present invention are: the diagnosis of upper electric fault can be directly displayed at liquid crystal display by such system On screen, the work that go to check the inefficiency of each power supply is eliminated, and this liquid crystal display is the I2C of four lines, only It needs to stay a four PIN contact pins on CPLD main control chip, liquid crystal display is plugged and can be immediately seen when needing to check Whether all power informations are normal, and the failure of quick diagnosis server improves efficiency.
Detailed description of the invention
Fig. 1 is a kind of structure of system based on server master board quick diagnosis power-on error provided in an embodiment of the present invention Block diagram;
Fig. 2 is a kind of flow chart element of method based on server master board quick diagnosis power-on error provided in an embodiment of the present invention Figure.
Specific embodiment
Fig. 1 shows a kind of system based on server master board quick diagnosis power-on error provided by the invention, the system System include for powering on or the CPLD main control chip of lower electric timing control, connect the CPLD main control chip and for for CPU with Memory powers and acquires CPU and memory for the CPU and memory power supply unit of power information and progress information feedback, connects the CPLD Main control chip and for power and acquiring PCH for PCH for the PCH power supply unit of power information and progress information feedback, described in connection CPLD main control chip and for power and acquiring BMC for BMC for the BMC power supply unit of power information and progress information feedback, and can CPLD main control chip described in dismantling connection and for carrying out the liquid crystal display that information is shown.CPLD main control chip mainly powers on And the control of lower electric timing, CPLD main control chip issue enable signal (POWER_EN) to power supply unit, each power supply unit receives Corresponding power supply is opened to enable signal (POWER_EN) and feeds back to CPLD main control chip power good signal (POWER_OK), CPLD main control chip receives power good signal (POWER_OK), and enable signal (POWER_EN) and power good signal (POWER_OK) it is shown in the liquid crystal display of pluggable four line (VCC, GND, SCL, SDA), as long as CPLD main control chip The contact pin for staying a 4PIN, when needing to diagnose, liquid crystal display is inserted on contact pin, can show all power informations.
The CPLD main control chip and the CPU and memory power supply unit two-way communication link.
The CPLD main control chip and the PCH power supply unit two-way communication link.
The CPLD main control chip and the BMC power supply unit two-way communication link.
The liquid crystal display be include I2C interface but the liquid crystal display for being not limited only to I2C interface.
Fig. 2 shows a kind of methods based on server master board quick diagnosis power-on error, and the method includes following steps It is rapid:
Step S1: CPLD main control chip initializes all of the port first;
Step S2:CPLD main control chip is synchronized to PCH power supply unit and BMC power supply unit according to the enabled letter of sequential export power supply Number, PCH power supply unit and BMC power supply unit receive power supply enable signal and carry out fed power supplies state and give CPLD main control chip;
Step S3:CPLD main control chip judges whether power supply is normal, is normally carried out if so, being then judged as according to fed power supplies state Next step, if not, being judged as abnormal, and obtaining according to fed power supplies state is that PCH power supply unit abnormal electrical power supply or BMC are supplied Electric unit abnormal electrical power supply, and shown to repair;
Step S4:CPLD main control chip carries out CPU and memory power supply unit sends power supply enable signal, and CPU and memory power supply are single Member, which receives power supply enable signal and carries out fed power supplies state, gives CPLD main control chip;
Step S5:CPLD main control chip judges whether power supply is normal according to fed power supplies state, if so, being then judged as normally will be electric The enabled information in source and the feedback information of power supply carry out liquid crystal display screen display, and terminate power-up diagnostics, if not, being judged as It is abnormal, and being obtained according to fed power supplies state is CPU abnormal electrical power supply or memory abnormal electrical power supply, and is shown to be tieed up It repairs.
The diagnosis of upper electric fault can be directly displayed on liquid crystal display by such system, eliminating will go to check The work of the inefficiency of each power supply, and this liquid crystal display is the I2C of four lines, it is only necessary on CPLD main control chip A four PIN contact pins are stayed, liquid crystal display are plugged whether just can be immediately seen all power informations when needing to check Often, the failure of quick diagnosis server, improves efficiency.
The foregoing is merely illustrative of the preferred embodiments of the present invention, is not intended to limit the invention, all in essence of the invention Made any modifications, equivalent replacements, and improvements etc., should all be included in the protection scope of the present invention within mind and principle.

Claims (6)

1. a kind of system based on server master board quick diagnosis power-on error, which is characterized in that the system comprises be used for The CPLD main control chip of electric or lower electric timing control, connects the CPLD main control chip and for powering and adopting with memory for CPU Collect CPU and memory for the CPU and memory power supply unit of power information and progress information feedback, connects the CPLD main control chip and use In powering for PCH and acquiring PCH for the PCH power supply unit of power information and progress information feedback, the CPLD main control chip is connected And it is used to power and acquire for BMC BMC for the BMC power supply unit of power information and progress information feedback, and be detachably connected described CPLD main control chip and for carrying out the liquid crystal display that information is shown.
2. system according to claim 1, which is characterized in that the CPLD main control chip and the CPU and memory power Unit two-way communication link.
3. system according to claim 2, which is characterized in that the CPLD main control chip and the PCH power supply unit are double To communication connection.
4. system according to claim 3, which is characterized in that the CPLD main control chip and the BMC power supply unit are double To communication connection.
5. system according to claim 4, which is characterized in that the liquid crystal display is the liquid crystal display of I2C interface.
6. the method based on server master board quick diagnosis power-on error of system according to claim 1-5, It is characterized in that, the described method comprises the following steps:
Step S1: CPLD main control chip initializes all of the port first;
Step S2:CPLD main control chip is synchronized to PCH power supply unit and BMC power supply unit according to the enabled letter of sequential export power supply Number, PCH power supply unit and BMC power supply unit receive power supply enable signal and carry out fed power supplies state and give CPLD main control chip;
Step S3:CPLD main control chip judges whether power supply is normal, is normally carried out if so, being then judged as according to fed power supplies state Next step, if not, being judged as abnormal, and obtaining according to fed power supplies state is that PCH power supply unit abnormal electrical power supply or BMC are supplied Electric unit abnormal electrical power supply, and shown to repair;
Step S4:CPLD main control chip carries out CPU and memory power supply unit sends power supply enable signal, and CPU and memory power supply are single Member, which receives power supply enable signal and carries out fed power supplies state, gives CPLD main control chip;
Step S5:CPLD main control chip judges whether power supply is normal according to fed power supplies state, if so, being then judged as normally will be electric The enabled information in source and the feedback information of power supply carry out liquid crystal display screen display, and terminate power-up diagnostics, if not, being judged as It is abnormal, and being obtained according to fed power supplies state is CPU abnormal electrical power supply or memory abnormal electrical power supply, and is shown to be tieed up It repairs.
CN201910280240.4A 2019-04-09 2019-04-09 A kind of system and method based on server master board quick diagnosis power-on error Withdrawn CN110018934A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910280240.4A CN110018934A (en) 2019-04-09 2019-04-09 A kind of system and method based on server master board quick diagnosis power-on error

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910280240.4A CN110018934A (en) 2019-04-09 2019-04-09 A kind of system and method based on server master board quick diagnosis power-on error

Publications (1)

Publication Number Publication Date
CN110018934A true CN110018934A (en) 2019-07-16

Family

ID=67190811

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910280240.4A Withdrawn CN110018934A (en) 2019-04-09 2019-04-09 A kind of system and method based on server master board quick diagnosis power-on error

Country Status (1)

Country Link
CN (1) CN110018934A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111857310A (en) * 2020-07-24 2020-10-30 杭州迪普信息技术有限公司 Power supply system and method for components
CN114610668A (en) * 2022-03-02 2022-06-10 宝德计算机系统股份有限公司 Method and device for interaction between intelligent serial port screen and BMC

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111857310A (en) * 2020-07-24 2020-10-30 杭州迪普信息技术有限公司 Power supply system and method for components
CN114610668A (en) * 2022-03-02 2022-06-10 宝德计算机系统股份有限公司 Method and device for interaction between intelligent serial port screen and BMC
CN114610668B (en) * 2022-03-02 2024-03-26 宝德计算机系统股份有限公司 Method and device for interaction between intelligent serial port screen and BMC

Similar Documents

Publication Publication Date Title
CN106055438B (en) The method and system of memory bar exception on a kind of quick positioning mainboard
US20080262759A1 (en) System and method for testing information handling system components
CN103605596A (en) System and method for collaborative power management of FPGA (field programmable gata array) chip and BMC (baseboard management controller) chip used on ATCA (advanced telecom computing architecture) blade
CN110018934A (en) A kind of system and method based on server master board quick diagnosis power-on error
CN107329866A (en) A kind of SOC switching on and shutting down experimental rig and method
CN111190782A (en) OCP3.0 interface function test fixture and method
CN103744769A (en) Rapid error positioning method of power supply of server based on complex programmable logic device (CPLD)
CN112114989A (en) Fault diagnosis design method for server system
CN104598283A (en) Realization method of single-architecture multi-structure BMC firmware program
CN203733108U (en) X86-based mainboard built-inself-test (BIST) model
US8635502B2 (en) Debug card and method for diagnosing faults
CN111026592A (en) Computer hardware detection device
CN109885437A (en) Baseboard management controller BMC, terminal and power-up state diagnotic module, method
CN113868037B (en) System and method for judging connection accuracy of hard disk backboard cables
CN109144827A (en) A kind of method and system monitoring motherboard power supply and signal condition
CN101165508A (en) Electronic component simulated fixture and power supply abnormity detection method
TWI675293B (en) A host boot detection method and its system
CN203520383U (en) Fitec mainboard fault display circuit and display card
US20140351661A1 (en) Outputting fault data for a hardware device
CN103185847B (en) Auxiliary test unit
CN110737586A (en) computer software test system with short test period
CN103838344B (en) The system and method for mainboard power supply supply control are carried out by boundary scan
CN109683659A (en) Real-time clock chip system with self-checking function and checking method thereof
CN111880974B (en) Device and method compatible with multi-type server test
TW201115331A (en) Self testing method and system for computing apparatus

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WW01 Invention patent application withdrawn after publication
WW01 Invention patent application withdrawn after publication

Application publication date: 20190716