CN111857310A - Power supply system and method for components - Google Patents
Power supply system and method for components Download PDFInfo
- Publication number
- CN111857310A CN111857310A CN202010725720.XA CN202010725720A CN111857310A CN 111857310 A CN111857310 A CN 111857310A CN 202010725720 A CN202010725720 A CN 202010725720A CN 111857310 A CN111857310 A CN 111857310A
- Authority
- CN
- China
- Prior art keywords
- power supply
- power
- component
- chip
- supply system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/263—Arrangements for using multiple switchable power supplies, e.g. battery and AC
Abstract
The disclosure relates to a power supply system and method for a component, an electronic device and a computer readable medium. The power supply system includes: the switching device is connected with the component and the power supply chip and used for receiving the instruction of the controller so as to be in a disconnected state or a closed state; the power supply chip; the switch device is connected with the controller and is used for supplying power according to the instruction of the controller; the controller controls the switch to be in a closed state so that the component can obtain the power of the power supply chip; and the component is used for receiving the power from the power chip to work. The power supply system, the power supply method, the electronic equipment and the computer readable medium of the components can carry out independent power supply control on any component under the condition of not increasing a power supply chip, and can increase the flexibility and the effectiveness of the work of a central processor and a processor.
Description
Technical Field
The present disclosure relates to the field of computer information processing, and in particular, to a power supply system and method for a device, an electronic device, and a computer-readable medium.
Background
A Central Processing Unit (CPU) is used as a necessary core control device for various industries, and is widely applied in the fields of industrial production, consumer electronics, and the like. With the increase of the use demand of the CPU, a multi-CPU architecture appears in more and more boards. In practical application, in order to ensure that a CPU works normally, power chips with different voltages that are deployed in network equipment are generally required to supply power to the CPU; each power supply chip needs to meet the voltage parameters of a plurality of service chips and also needs to meet the power-on and power-off sequence requirements of the service chips, so that adverse consequences such as current backflow and chip burning caused by disordered power-on sequences are avoided.
In the prior art, in a circuit comprising a plurality of CPUs, the plurality of CPUs share a power chip, and the sharing mode enables the plurality of CPUs to be powered on or powered off at the same time, but cannot independently control power supply of one CPU.
Therefore, a new power supply system, method, electronic device and computer readable medium for components are needed.
The above information disclosed in this background section is only for enhancement of understanding of the background of the disclosure and therefore it may contain information that does not constitute prior art that is already known to a person of ordinary skill in the art.
Disclosure of Invention
In view of the above, the present disclosure provides a power supply system, a power supply method, an electronic device, and a computer readable medium for controlling power supply to any component individually without adding a power chip, so as to increase flexibility and effectiveness of operations of a central processing unit and a processor.
Additional features and advantages of the disclosure will be set forth in the detailed description which follows, or in part will be obvious from the description, or may be learned by practice of the disclosure.
According to an aspect of the present disclosure, a power supply method for a component is provided, which may be used in a power supply system for the component, and the method includes: controlling a switching device in the power supply system to be in an off state; controlling the power supply chip to be in a working state; determining a component to be powered according to a preset instruction; determining a switch corresponding to the component; and controlling the switch to be in a closed state so that the component obtains the power of the power supply chip.
In an exemplary embodiment of the present disclosure, controlling a power supply chip in an operating state includes: receiving feedback information from the power supply chip; determining the working state of the power supply chip according to the feedback information; and when the working state of the power supply chip is abnormal, controlling the power supply chip to stop supplying power.
In an exemplary embodiment of the present disclosure, controlling the switch to be in an off state so that the component obtains the power of the power chip includes: determining the closing sequence of the switch according to the preset instruction; and sequentially closing the switch according to the closing sequence so that the components obtain the electric power of the power supply chip.
According to an aspect of the present disclosure, a power supply system for a component is provided, the system including: the method comprises the following steps: the switching device is connected with the component and the power supply chip and used for receiving the instruction of the controller so as to be in a disconnected state or a closed state; the power supply chip; the switch device is connected with the controller and is used for supplying power according to the instruction of the controller; the controller controls the switch to be in a closed state so that the component can obtain the power of the power supply chip; and the component is used for receiving the power from the power chip to work.
In an exemplary embodiment of the present disclosure, the switching device is in a turned-off state before the component receives power.
In an exemplary embodiment of the present disclosure, the switching device is a semiconductor transistor.
In an exemplary embodiment of the disclosure, the power chip is further configured to send feedback information of itself to the controller.
In an exemplary embodiment of the present disclosure, the controller is further configured to determine an operating state of the power chip according to feedback information of the power chip; and when the working state of the power supply chip is abnormal, controlling the power supply chip to stop supplying power.
In an exemplary embodiment of the present disclosure, the controller is further configured to determine at least one component to be powered according to a preset instruction; and determining at least one switcher corresponding to the at least one component.
In an exemplary embodiment of the present disclosure, the controller is a complex programmable logic device.
In an exemplary embodiment of the disclosure, the component is a central processing unit.
According to an aspect of the present disclosure, an electronic device is provided, the electronic device including: one or more processors; storage means for storing one or more programs; when executed by one or more processors, cause the one or more processors to implement a method as above.
According to an aspect of the disclosure, a computer-readable medium is proposed, on which a computer program is stored, which program, when being executed by a processor, carries out the method as above.
According to the power supply system, the power supply method, the electronic equipment and the computer readable medium of the component, the switching device in the power supply system is controlled to be in the off state; controlling the power supply chip to be in a working state; determining a component to be powered according to a preset instruction; determining a switch corresponding to the component; the mode of controlling the switch to be in a closed state so that the components can obtain the electric power of the power supply chip can carry out independent power supply control on any component under the condition of not increasing the power supply chip, and the working flexibility and effectiveness of the central processor and the processor can be improved.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the disclosure.
Drawings
The above and other objects, features and advantages of the present disclosure will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings. The drawings described below are merely some embodiments of the present disclosure, and other drawings may be derived from those drawings by those of ordinary skill in the art without inventive effort.
Fig. 1 is a block diagram of a power supply system for components of the prior art.
Fig. 2 is a block diagram of a power supply system for a component according to an example embodiment.
Fig. 3 is a block diagram of a power supply system for a component shown in accordance with an example embodiment.
Fig. 4 is a flow chart illustrating a method for powering a component according to an example embodiment.
FIG. 5 is a block diagram illustrating an electronic device in accordance with an example embodiment.
FIG. 6 is a block diagram illustrating a computer-readable medium in accordance with an example embodiment.
Detailed Description
Example embodiments will now be described more fully with reference to the accompanying drawings. Example embodiments may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of example embodiments to those skilled in the art. The same reference numerals denote the same or similar parts in the drawings, and thus, a repetitive description thereof will be omitted.
Furthermore, the described features, structures, or characteristics may be combined in any suitable manner in one or more embodiments. In the following description, numerous specific details are provided to give a thorough understanding of embodiments of the disclosure. One skilled in the relevant art will recognize, however, that the subject matter of the present disclosure can be practiced without one or more of the specific details, or with other methods, components, devices, steps, and so forth. In other instances, well-known systems, methods, implementations, or operations are not shown or described in detail to avoid obscuring aspects of the present disclosure.
The block diagrams shown in the figures are functional entities only and do not necessarily correspond to physically separate entities. I.e. these functional entities may be implemented in the form of software, or in one or more hardware modules or integrated circuits, or in different networks and/or processor means and/or microcontroller means.
The flow charts shown in the drawings are merely illustrative and do not necessarily include all of the contents and operations/steps, nor do they necessarily have to be performed in the order described. For example, some operations/steps may be decomposed, and some operations/steps may be combined or partially combined, so that the actual execution sequence may be changed according to the actual situation.
It will be understood that, although the terms first, second, third, etc. may be used herein to describe various components, these components should not be limited by these terms. These terms are used to distinguish one element from another. Thus, a first component discussed below may be termed a second component without departing from the teachings of the disclosed concept. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
It is to be understood by those skilled in the art that the drawings are merely schematic representations of exemplary embodiments, and that the blocks or processes shown in the drawings are not necessarily required to practice the present disclosure and are, therefore, not intended to limit the scope of the present disclosure.
Fig. 1 is a block diagram of a power supply system for components of the prior art. As shown in fig. 1, in the prior art, to save the number of power chips, the same voltage required by the CPU may share one power chip, and as shown in fig. 1, when the power chip is powered on, CPLD provides power chip enable signals, specifically, enable signal a, enable signal B, and enable signal C, according to the power chip receives the enable signals, the power chip supplies power to the CPU in sequence to meet the power-on requirement. Similarly, when the power is off, after receiving the power-off command, the CPLD disconnects the enabling signals according to a certain sequence, and the power supply chip stops supplying power according to the sequence, so that the power-off requirement is realized. The power supply chip also sends feedback signals to the CPLD, specifically, feedback signal a, feedback signal B, and feedback signal C. The two CPUs in fig. 1 are powered up and powered down simultaneously. The same voltage required by the CPU0 and the CPU1 in fig. 1 is supplied from one power chip. That is, when there are multiple CPUs, there may be a case where the CPUs share a power chip, for example, when the power chip a is operating, power is simultaneously supplied to the CPUs 0 and 1, so that the multiple CPUs are powered on or powered off at the same time, and cannot be powered on or powered off individually for a certain CPU.
Fig. 2 is a block diagram of a power supply system for a component according to an example embodiment. The following are embodiments of the disclosed power supply system that may be used to perform embodiments of the disclosed method. For details not disclosed in the embodiments of the power supply system of the present disclosure, please refer to the embodiments of the power supply method of the present disclosure. As shown in fig. 2, the power supply system 20 for components includes: a switching device 202, a power chip 204, a controller 206, and a component 208.
The switching device 202 is connected with the component 208 and the power chip 204, and is used for receiving an instruction of the controller 206 to be in an off state or a closed state; wherein the switching device 202 is in a closed state before the component 208 receives power, and more specifically, the switching device 202 may be a semiconductor transistor.
The semiconductor triode, also called bipolar transistor and transistor, is a semiconductor device for controlling current. The function is to amplify the weak signal into an electric signal with larger amplitude value, and the electric signal is also used as a contactless switch.
The power chip 204 is connected with the controller 206 and the switching device 202, and is used for supplying power according to an instruction of the controller 206; the power chip 204 is further configured to send its feedback information to the controller 206. The instruction sent by the controller 206 to the power chip 204 may be an enable signal, specifically, an enable signal a, an enable signal B, and an enable signal C. The signals fed back to the controller 206 by the power chip 204 may be feedback signals, specifically, feedback signal a, feedback signal B, and feedback signal C.
The controller 206 controls the switch 202 to be in a closed state so that the component 208 obtains the power of the power chip; the controller 206 is further configured to determine an operating state of the power chip 204 according to the feedback information of the power chip 204; when the working state of the power chip 204 is abnormal, the power chip 204 is controlled to stop supplying power.
The controller 206 is further configured to determine at least one component 208 to be powered according to a preset instruction; at least one switcher 202 corresponding to the at least one component 208 is determined. More specifically, the controller 206 may be a complex programmable logic device.
The CPLD (Complex Programmable Logic device) is a complex Programmable Logic device. The devices developed from PAL and GAL devices are relatively large in scale and complex in structure, and belong to the field of large-scale integrated circuits. The digital integrated circuit is a digital integrated circuit which is used by a user to construct logic functions according to respective needs. The basic design method is to generate corresponding target files by means of an integrated development software platform and methods such as schematic diagrams, hardware description languages and the like, and to transmit codes to a target chip through a download cable (programming in the system) so as to realize the designed digital system. The circuit design method has the characteristics of flexible programming, high integration level, short design and development period, wide application range, advanced development tool, low design and manufacturing cost, low requirement on hardware experience of designers, no need of testing of standard products, strong confidentiality, popular price and the like, and can realize large-scale circuit design, so that the circuit design method is widely applied to prototype design and product production of products. CPLD devices are used in almost all applications where small-scale, general-purpose digital integrated circuits are used. The CPLD device has become an indispensable component of electronic products, and its design and application become a necessary skill for electronic engineers.
The component 208 is used for receiving power from the power chip 204 to operate. The component 208 may be a Central Processing Unit (CPU), which is one of the main devices of an electronic computer, and is a core accessory in the computer. Its functions are mainly to interpret computer instructions and to process data in computer software. The CPU is the core component of the computer responsible for reading, decoding and executing instructions. The central processor mainly comprises two parts, namely a controller and an arithmetic unit, and also comprises a cache memory and a bus for realizing data and control of the connection between the cache memory and the arithmetic unit. The three major core components of the computer are the CPU, internal memory, and input/output devices. The central processing unit mainly has the functions of processing instructions, executing operations, controlling time and processing data. In a computer architecture, a CPU is a core hardware unit that performs control and allocation of all hardware resources (such as memory and input/output units) of a computer and performs general operations. The CPU is the computational and control core of the computer. The operations of all software layers in the computer system are finally mapped into the operations of the CPU through the instruction set
Fig. 3 is a block diagram of a power supply system for a component shown in accordance with an example embodiment. As shown in fig. 3, the power supply system 30 for components may include: the power supply comprises a power supply chip A, a power supply chip B, a power supply chip C, a component 0, a component 1, a controller and a plurality of triodes. The power chip a, the power chip B and the power chip C provide required voltages for the component 0 and the component 1, and more specifically, can provide power for the CPU0 and the CPU 1. Each power supply chip is provided with an enabling pin, so that the enabling end of each power supply chip is directly connected with the CPLD, and the working state of the power supply chip can be controlled by the CPLD. In the power-on and power-off processes, after the CPLD provides the enabling signal, whether the power chip works normally can be judged through the signal fed back by the power chip. If the CPLD finds that the feedback signal of the power supply chip has a problem, the CPLD can respond by cutting off the power output of the power supply chip to prevent the CPU from being burnt out.
In order to independently control the power on and the power off of a plurality of CPUs respectively, the power supply system of the components and parts disclosed by the invention controls the power supply system between a power chip and the CPUs, such as adding a switching triode. The switching triode has the same shape as a common triode, works in a cut-off region and a saturation region, and is equivalent to the cut-off and conduction of a circuit. Because it has the function of completing the open circuit and the close circuit, it is widely used in various switch circuits, such as the common switch power circuit, the drive circuit, the high frequency oscillation circuit, the analog-digital conversion circuit, the pulse circuit and the output circuit.
In the power supply system of the components, the on-off of the triode is controlled by the CPLD. When the power supply chip works normally, the CPU receives the voltage on the power supply chip when the triode receives the switch-on signal of the CPLD, and when the triode receives the switch-off signal of the CPLD, the triode is in a switch-off state, and the CPU cannot receive the voltage from the power supply chip. Therefore, the CPLD can be used for respectively controlling the triodes corresponding to the CPU to realize the control of the power-on of the CPU. When the CPLD sends out the enabling signals according to a certain sequence, the power supply chip can supply power in sequence according to the sequence of the signals, and the requirement on the power supply chip for the power-on and power-off sequence is met. Before power-on, the CPLD can provide an enable signal of the power supply chip, and after all the power supply chips receive the enable signal, the working condition of the power supply chip is fed back to the CPLD. If there is a problem with the power chip, it can be discovered before the CPU is powered on.
According to the power supply system of the component, the power supply system can independently control the power on and power off of any CPU under the condition that a power supply chip is not added. Before the CPU is powered on, whether the power chip works normally can be checked according to the state condition of the power chip received by the CPLD, and the safety and effectiveness of the power-on and power-off operation of the CPU are ensured.
Fig. 4 is a flow chart illustrating a method for powering a component according to an example embodiment. The power supply method 40 for the component includes at least steps S402 to S410.
As shown in fig. 4, in S402, a switching device in the power supply system is controlled to be in an off state. The CPLD may, for example, send a control signal to the transistor to place the transistor in an off state. More specifically, the CPLD provides the enable signal to enable the power supply chip completely. At this time, the power supply chip is already working normally, but the CPU can not receive the voltage.
In S404, the power supply chip is controlled to be in an operating state. The method can also comprise the following steps: receiving feedback information from the power supply chip; determining the working state of the power supply chip according to the feedback information; and when the working state of the power supply chip is abnormal, controlling the power supply chip to stop supplying power.
More specifically, whether the power supply chip works normally or not is checked according to a signal fed back by the power supply chip to the CPLD. And if the power supply chip is abnormal, stopping powering on.
In S406, the component to be powered is determined according to the preset instruction. The components to be operated can be determined according to the instructions preset by the user.
In S408, the switch corresponding to the component is determined.
In S410, the switch is controlled to be in an off state so that the component obtains the power of the power chip. The closing sequence of the switch can be determined according to the preset instruction; and sequentially closing the switch according to the closing sequence so that the components obtain the electric power of the power supply chip.
More specifically, the CPU to be powered on can be selected according to the information in the preset instruction, and the CPLD provides a control signal to a triode control signal corresponding to the CPU, so that the triodes are switched on according to a certain sequence, and the requirement of the power-on sequence is met.
When the CPU needs to be powered off, the triode corresponding to the CPU needing to be powered off can be selected, the CPLD provides a control signal, and the triodes are disconnected according to a certain sequence. Meet the requirements of power-off sequence
According to the power supply method of the component, the switching device in the power supply system is controlled to be in an off state; controlling the power supply chip to be in a working state; determining a component to be powered according to a preset instruction; determining a switch corresponding to the component; the mode of controlling the switch to be in a closed state so that the components can obtain the electric power of the power supply chip can carry out independent power supply control on any component under the condition of not increasing the power supply chip, and the working flexibility and effectiveness of the central processor and the processor can be improved.
It should be clearly understood that this disclosure describes how to make and use particular examples, but the principles of this disclosure are not limited to any details of these examples. Rather, these principles can be applied to many other embodiments based on the teachings of the present disclosure.
Those skilled in the art will appreciate that all or part of the steps implementing the above embodiments are implemented as computer programs executed by a CPU. When executed by the CPU, performs the functions defined by the above-described methods provided by the present disclosure. The program may be stored in a computer readable storage medium, which may be a read-only memory, a magnetic or optical disk, or the like.
Furthermore, it should be noted that the above-mentioned figures are only schematic illustrations of the processes involved in the methods according to exemplary embodiments of the present disclosure, and are not intended to be limiting. It will be readily understood that the processes shown in the above figures are not intended to indicate or limit the chronological order of the processes. In addition, it is also readily understood that these processes may be performed synchronously or asynchronously, e.g., in multiple modules.
FIG. 5 is a block diagram illustrating an electronic device in accordance with an example embodiment.
An electronic device 500 according to this embodiment of the disclosure is described below with reference to fig. 5. The electronic device 500 shown in fig. 5 is only an example and should not bring any limitation to the functions and the scope of use of the embodiments of the present disclosure.
As shown in fig. 5, the electronic device 500 is embodied in the form of a general purpose computing device. The components of the electronic device 500 may include, but are not limited to: at least one processing unit 510, at least one memory unit 520, a bus 530 that couples various system components including the memory unit 520 and the processing unit 510, a display unit 540, and the like.
Wherein the storage unit stores program code executable by the processing unit 510 to cause the processing unit 510 to perform the steps according to various exemplary embodiments of the present disclosure described in the above-mentioned electronic prescription flow processing method section of the present specification. For example, the processing unit 510 may perform the steps as shown in fig. 4.
The memory unit 520 may include a readable medium in the form of a volatile memory unit, such as a random access memory unit (RAM)5201 and/or a cache memory unit 5202, and may further include a read only memory unit (ROM) 5203.
The memory unit 520 may also include a program/utility 5204 having a set (at least one) of program modules 5205, such program modules 5205 including, but not limited to: an operating system, one or more application programs, other program modules, and program data, each of which, or some combination thereof, may comprise an implementation of a network environment.
The electronic device 500 may also communicate with one or more external devices 500' (e.g., keyboard, pointing device, bluetooth device, etc.), with one or more devices that enable a user to interact with the electronic device 500, and/or with any devices (e.g., router, modem, etc.) that enable the electronic device 500 to communicate with one or more other computing devices. Such communication may occur via input/output (I/O) interfaces 550. Also, the electronic device 500 may communicate with one or more networks (e.g., a Local Area Network (LAN), a Wide Area Network (WAN), and/or a public network, such as the internet) via the network adapter 560. The network adapter 560 may communicate with other modules of the electronic device 500 via the bus 530. It should be appreciated that although not shown in the figures, other hardware and/or software modules may be used in conjunction with the electronic device 500, including but not limited to: microcode, device drivers, redundant processing units, external disk drive arrays, RAID systems, tape drives, and data backup storage systems, among others.
Through the above description of the embodiments, those skilled in the art will readily understand that the exemplary embodiments described herein may be implemented by software, or by software in combination with necessary hardware. Therefore, as shown in fig. 6, the technical solution according to the embodiment of the present disclosure may be embodied in the form of a software product, which may be stored in a non-volatile storage medium (which may be a CD-ROM, a usb disk, a removable hard disk, etc.) or on a network, and includes several instructions to enable a computing device (which may be a personal computer, a server, or a network device, etc.) to execute the above method according to the embodiment of the present disclosure.
The software product may employ any combination of one or more readable media. The readable medium may be a readable signal medium or a readable storage medium. A readable storage medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any combination of the foregoing. More specific examples (a non-exhaustive list) of the readable storage medium include: an electrical connection having one or more wires, a portable disk, a hard disk, a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing.
The computer readable storage medium may include a propagated data signal with readable program code embodied therein, for example, in baseband or as part of a carrier wave. Such a propagated data signal may take many forms, including, but not limited to, electro-magnetic, optical, or any suitable combination thereof. A readable storage medium may also be any readable medium that is not a readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device. Program code embodied on a readable storage medium may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, RF, etc., or any suitable combination of the foregoing.
Program code for carrying out operations for the present disclosure may be written in any combination of one or more programming languages, including an object oriented programming language such as Java, C + + or the like and conventional procedural programming languages, such as the "C" programming language or similar programming languages. The program code may execute entirely on the user's computing device, partly on the user's device, as a stand-alone software package, partly on the user's computing device and partly on a remote computing device, or entirely on the remote computing device or server. In the case of a remote computing device, the remote computing device may be connected to the user computing device through any kind of network, including a Local Area Network (LAN) or a Wide Area Network (WAN), or may be connected to an external computing device (e.g., through the internet using an internet service provider).
The computer readable medium carries one or more programs which, when executed by a device, cause the computer readable medium to perform the functions of: controlling a switching device in the power supply system to be in an off state; controlling the power supply chip to be in a working state; determining a component to be powered according to a preset instruction; determining a switch corresponding to the component; and controlling the switch to be in a closed state so that the component obtains the power of the power supply chip.
Those skilled in the art will appreciate that the modules described above may be distributed in the apparatus according to the description of the embodiments, or may be modified accordingly in one or more apparatuses unique from the embodiments. The modules of the above embodiments may be combined into one module, or further split into multiple sub-modules.
Through the above description of the embodiments, those skilled in the art will readily understand that the exemplary embodiments described herein may be implemented by software, or by software in combination with necessary hardware. Therefore, the technical solution according to the embodiments of the present disclosure may be embodied in the form of a software product, which may be stored in a non-volatile storage medium (which may be a CD-ROM, a usb disk, a removable hard disk, etc.) or on a network, and includes several instructions to enable a computing device (which may be a personal computer, a server, a mobile terminal, or a network device, etc.) to execute the method according to the embodiments of the present disclosure.
Exemplary embodiments of the present disclosure are specifically illustrated and described above. It is to be understood that the present disclosure is not limited to the precise arrangements, instrumentalities, or instrumentalities described herein; on the contrary, the disclosure is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.
Claims (11)
1. A power supply system for a component, comprising:
the switching device is connected with the component and the power supply chip and used for receiving the instruction of the controller so as to be in a disconnected state or a closed state;
the power supply chip; the switch device is connected with the controller and is used for supplying power according to the instruction of the controller;
the controller controls the switch to be in a closed state so that the component can obtain the power of the power supply chip;
and the component is used for receiving the power from the power chip to work.
2. The power supply system of claim 1 wherein said switching device is in an off state prior to said component receiving power.
3. The power supply system of claim 1 wherein said switching device is a semiconductor transistor.
4. The power supply system of claim 1 wherein said power chip is further configured to send its own feedback information to said controller.
5. The power supply system of claim 4, wherein the controller is further configured to determine an operating state of the power chip according to the feedback information of the power chip;
and when the working state of the power supply chip is abnormal, controlling the power supply chip to stop supplying power.
6. The power supply system of claim 1, wherein the controller is further configured to determine at least one component to be powered according to a preset instruction;
and determining at least one switcher corresponding to the at least one component.
7. The power supply system of claim 1 wherein said controller is a complex programmable logic device.
8. The power supply system of claim 1 wherein said component is a central processing unit.
9. A power supply method of a component, which can be used for a power supply system of the component, is characterized by comprising the following steps:
controlling a switching device in the power supply system to be in an off state;
controlling the power supply chip to be in a working state;
determining a component to be powered according to a preset instruction;
determining a switch corresponding to the component;
and controlling the switch to be in a closed state so that the component obtains the power of the power supply chip.
10. The power supply method of claim 9, wherein controlling the power supply chip to be in an active state comprises:
receiving feedback information from the power supply chip;
determining the working state of the power supply chip according to the feedback information;
and when the working state of the power supply chip is abnormal, controlling the power supply chip to stop supplying power.
11. The power supply method according to claim 9, wherein controlling the switch to be in an off state to enable the component to obtain the power of the power chip comprises:
determining the closing sequence of the switch according to the preset instruction;
and sequentially closing the switch according to the closing sequence so that the components obtain the electric power of the power supply chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010725720.XA CN111857310A (en) | 2020-07-24 | 2020-07-24 | Power supply system and method for components |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010725720.XA CN111857310A (en) | 2020-07-24 | 2020-07-24 | Power supply system and method for components |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN111857310A true CN111857310A (en) | 2020-10-30 |
Family
ID=72949601
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010725720.XA Pending CN111857310A (en) | 2020-07-24 | 2020-07-24 | Power supply system and method for components |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111857310A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112711321A (en) * | 2021-01-11 | 2021-04-27 | 惠州Tcl移动通信有限公司 | Power management chip control method and device, intelligent terminal and storage medium |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2214078A2 (en) * | 2009-02-03 | 2010-08-04 | Acer Incorporated | Electronic device and external power supply device control method applicable thereto |
| CN102684271A (en) * | 2011-03-07 | 2012-09-19 | 联想(北京)有限公司 | Electronic device, power supply control chip and power supply control method |
| CN103576814A (en) * | 2012-07-18 | 2014-02-12 | 鸿富锦精密工业（深圳）有限公司 | Power supply circuit |
| CN203490495U (en) * | 2013-09-26 | 2014-03-19 | 北汽福田汽车股份有限公司 | Automobile control system and automobile provided with same |
| CN104869003A (en) * | 2014-02-25 | 2015-08-26 | 华为技术有限公司 | Power supply device and method |
| CN105242608A (en) * | 2015-10-27 | 2016-01-13 | 北京新能源汽车股份有限公司 | Vehicle control unit and control method thereof |
| CN208698706U (en) * | 2018-06-28 | 2019-04-05 | 大陆汽车车身电子系统（芜湖）有限公司 | A kind of power supply circuit for electronic equipment and electronic equipment |
| CN110018934A (en) * | 2019-04-09 | 2019-07-16 | 深圳市国鑫恒宇科技有限公司 | A kind of system and method based on server master board quick diagnosis power-on error |
-
2020
- 2020-07-24 CN CN202010725720.XA patent/CN111857310A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2214078A2 (en) * | 2009-02-03 | 2010-08-04 | Acer Incorporated | Electronic device and external power supply device control method applicable thereto |
| CN102684271A (en) * | 2011-03-07 | 2012-09-19 | 联想(北京)有限公司 | Electronic device, power supply control chip and power supply control method |
| CN103576814A (en) * | 2012-07-18 | 2014-02-12 | 鸿富锦精密工业（深圳）有限公司 | Power supply circuit |
| CN203490495U (en) * | 2013-09-26 | 2014-03-19 | 北汽福田汽车股份有限公司 | Automobile control system and automobile provided with same |
| CN104869003A (en) * | 2014-02-25 | 2015-08-26 | 华为技术有限公司 | Power supply device and method |
| CN105242608A (en) * | 2015-10-27 | 2016-01-13 | 北京新能源汽车股份有限公司 | Vehicle control unit and control method thereof |
| CN208698706U (en) * | 2018-06-28 | 2019-04-05 | 大陆汽车车身电子系统（芜湖）有限公司 | A kind of power supply circuit for electronic equipment and electronic equipment |
| CN110018934A (en) * | 2019-04-09 | 2019-07-16 | 深圳市国鑫恒宇科技有限公司 | A kind of system and method based on server master board quick diagnosis power-on error |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112711321A (en) * | 2021-01-11 | 2021-04-27 | 惠州Tcl移动通信有限公司 | Power management chip control method and device, intelligent terminal and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102239598B1 (en) | Dual supply memory | |
| US7917775B2 (en) | Power supply system | |
| KR20120096858A (en) | Remote wakeup of application processor of mobile device | |
| CN102478800A (en) | System and method for monitoring electric power sequential signals | |
| CN103348304A (en) | Mechanism for low power standby mode control circuit | |
| US20110087910A1 (en) | Auxiliary Power Shutdown | |
| WO2020033064A1 (en) | Low-power clock gate circuit | |
| CN108959139A (en) | A kind of CPLD pin multiplexing method and device | |
| CN110399328B (en) | Control method and device for board-mounted graphics processor | |
| US20120042177A1 (en) | Computer System | |
| CN111857310A (en) | Power supply system and method for components | |
| JP3628847B2 (en) | Bus switching device, computer, and information processing device | |
| CN111624903B (en) | Processing system, corresponding device and corresponding method | |
| US9612638B1 (en) | Systems and methods for automatic detection and configuration of voltage regulator phases in a multi-rail voltage regulator | |
| CN210038710U (en) | Power supply switching circuit and server | |
| Tadoju et al. | Bluetooth remote home automation system using Android application | |
| CN102789298B (en) | Power control circuit and method | |
| CN113625854B (en) | Mainboard power-on control system, method and device and readable storage medium | |
| CN112131160A (en) | Working mode switching circuit, working mode switching method and robot | |
| CN101807049A (en) | Method of externally expanding parallel bus based on embedded ARM CPU | |
| US9748954B2 (en) | Calculation device and calculation method | |
| US9423850B2 (en) | System and method of power control for embedded systems without advanced configuration and power interface (ACPI) | |
| CN104656866A (en) | Power Supply Management Circuit, Power Supply Management System And Circuit Management Method | |
| CN103901959A (en) | Mainboard and power management method thereof | |
| White | Digital power system management |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20201030 |
|
| RJ01 | Rejection of invention patent application after publication |