CN109753705B - IC initial value estimation method in integrated circuit design - Google Patents
IC initial value estimation method in integrated circuit design Download PDFInfo
- Publication number
- CN109753705B CN109753705B CN201811579804.6A CN201811579804A CN109753705B CN 109753705 B CN109753705 B CN 109753705B CN 201811579804 A CN201811579804 A CN 201811579804A CN 109753705 B CN109753705 B CN 109753705B
- Authority
- CN
- China
- Prior art keywords
- initial value
- estimated
- voltage source
- integrated circuit
- traversing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
A method for estimating an initial value of an IC in an integrated circuit design comprises the following steps: traversing from a grounded voltage source device, and setting an estimated IC initial value at the other end of the voltage source device as a current voltage source voltage value; continuously traversing the device, and setting the estimated IC initial value at the other end of the device as the estimated IC initial value of the current node or the accumulated voltage value of the device; and after traversing, obtaining a node estimated IC initial value which is the IC initial value of the equation set to be solved in the circuit simulation. The invention estimates the initial solution of the circuit equation set in the integrated circuit automation product, particularly can obtain good IC initial value for circuits with more digital modules, ensures the high efficiency and accuracy of simulation and realizes user friendliness.
Description
Technical Field
The invention relates to the field of integrated circuit automatic product design, in particular to an IC initial value estimation method in integrated circuit design.
Background
The solution of the system of equations in the electronic circuit is a key factor that restricts the success of the design of the integrated circuit automation product. At present, most electronic products on the market simulate the products in advance to reduce the error of circuit design and ensure the correctness of product design, thereby achieving good market and economic effects. Most circuit simulations are constrained by various factors, including the initial value of the equation set. With the continuous progress of the process towards the nanometer level, the circuit scale is rapidly expanded, the scale of solving the problem is rapidly increased, if accurate and reliable IC initial estimation cannot be made, the consumption of circuit simulation on time and space is greatly increased, and the design scale and the design period of an electronic circuit are restricted. The problem to be solved by the invention is how to obtain good IC initial value when simulating a circuit.
The method has the advantages that the IC initial estimation is accurately and reliably carried out on the electronic circuit, the iteration times of circuit solving can be reduced while relatively reliable initial solutions are obtained, the problem solving problem can be found in time through circuit simulation, the failure risk is reduced, and the design period of the electronic circuit product is greatly accelerated. In the field of current integrated circuit automation, most products have various IC initial value estimation methods. How to obtain stable and reliable IC initial values in the solving link of circuit simulation is an important factor influencing simulation products.
Disclosure of Invention
In order to solve the defects of the prior art, the invention aims to provide an IC initial value estimation method in integrated circuit design, aiming at the problem of initial value estimation in the current integrated circuit automation product, and estimating the initial value of the node voltage through the conduction property of a device.
In order to achieve the above object, the present invention provides a method for estimating an IC initial value in an integrated circuit design, comprising the steps of:
1) traversing from a grounded voltage source device, and setting an estimated IC initial value at the other end of the voltage source device as a current voltage source voltage value;
2) continuously traversing the device, and setting the estimated IC initial value at the other end of the device as the estimated IC initial value of the current node or the accumulated voltage value of the device;
3) and after traversing, obtaining a node estimated IC initial value which is the IC initial value of the equation set to be solved in the circuit simulation.
Further, the step 1) of traversing from the grounded voltage source device is to traverse the devices in the circuit from the ground point according to the connection relationship of the nodes.
Further, the step 2) further comprises: and if the device is conducted, setting the estimated IC initial value at the other end of the device as the estimated IC initial value of the current node.
Still further, the step 2) further comprises: if the conducting device is a voltage source device, the estimated IC initial value at the other end is the estimated IC initial value of the current node plus the voltage source voltage value.
To achieve the above object, the present invention further provides a computer-readable storage medium, on which a computer program is stored, which when executed by a processor, implements the steps of the IC initial value estimation method in the integrated circuit design.
The invention provides an IC initial value estimation method in integrated circuit design, which can obtain very good IC initial values in circuit simulation and ensure the accuracy and high efficiency of simulation. Furthermore, the invention can reduce the iteration times of the equation set by a special IC initial value estimation method, obtains the ideal solution of the equation set, and greatly improves the reliability of circuit simulation, thereby shortening the design period of the electronic circuit and adapting to the rapid increase of the circuit scale.
The invention estimates the initial solution of the circuit equation set in the integrated circuit automation product, particularly can obtain good IC initial value for circuits with more digital modules, ensures the high efficiency and accuracy of simulation and realizes user friendliness.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention.
Drawings
The accompanying drawings are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention and not to limit the invention. In the drawings:
FIG. 1 is a flow chart of a method for estimating an initial value of an IC in an integrated circuit design according to the present invention;
FIG. 2 is a schematic diagram of IC initial value estimation of a resistor device according to an embodiment of the invention;
FIG. 3 is a schematic diagram of IC initial value estimation of a voltage source device according to an embodiment of the invention.
Detailed Description
The preferred embodiments of the present invention will be described in conjunction with the accompanying drawings, and it will be understood that they are described herein for the purpose of illustration and explanation and not limitation.
FIG. 1 is a flowchart of an IC initial value estimation method in an integrated circuit design according to the present invention, and the IC initial value estimation method in an integrated circuit design according to the present invention will be described in detail with reference to FIG. 1.
First, in step 101, a circuit simulation is started.
At step 102, traversing from the grounded voltage source device, the tag can estimate node information of the IC initial value.
In this step, the circuit is traversed from the ground voltage in accordance with the connection relationship of the device nodes. And setting the estimated IC initial value at the other end of the power supply device as the current voltage source voltage value.
In step 103, the device is continuously traversed to determine whether the device is on. Identifying all device information in the circuit, and if the device is turned off, returning to the step 102; if the device is conducted and one end of the device has an estimated IC initial value, transmitting the estimated IC initial value of one end of the device to the other end of the device; if the pass device is a voltage source device: the estimated IC initial value of the other end is accumulated.
The states of some devices are set to be conducted according to circuit characteristics, for example, the linear resistor with smaller resistance value, and the estimated IC initial value of the other end is the estimated IC initial value of the current node.
If the current device is in a conducting state, setting the estimated IC initial value of the other end as the estimated IC initial value of the current node; if the current device is a voltage source device, the estimated IC initial value at the other end is the estimated IC initial value of the current node plus the voltage source voltage value.
At step 104, it is determined whether the device traversal is complete. If not, returning to the step 102; and if the traversal is finished, the estimation of the IC initial value is finished.
And after the estimation is finished, the obtained estimated IC initial values of all the nodes are the IC initial values of the equation set to be solved in the circuit simulation.
Fig. 2 is a diagram illustrating IC initial value estimation of a resistor device according to an embodiment of the present invention.
According to steps 101, 102, a circuit simulation is started and a traversal is started from a grounded voltage source device. When the voltage source V =10, the IC voltage of the node 21 is estimated to be 10V.
The device is continued to be traversed and it is determined that the resistor device is conductive, per step 103. The IC voltage at node 22 of the resistor is estimated as the IC voltage at node 21, i.e., 10V.
According to step 104, the traversal of the device is finished, and the estimation of the IC initial value is finished.
FIG. 3 is a schematic diagram of IC initial value estimation of a voltage source device according to an embodiment of the invention.
According to steps 101, 102, a circuit simulation is started and a traversal is started from a grounded voltage source device. When the voltage source V =10, the IC voltage of the node 31 is estimated to be 10V.
The device is continued to be traversed and it is determined that the resistor device is conductive, per step 103. The IC voltage at node 32 of the resistor is estimated as the IC voltage at node 31, i.e. 10V.
And repeating the step 103, continuously traversing the devices and judging that the current device is a voltage source device. The IC voltage at resistor device node 32 is estimated as the IC voltage at node 31 plus the voltage source voltage value. When the voltage source V =10, the IC voltage of the node 32 is estimated to be 20V.
According to step 104, the traversal of the device is finished, and the estimation of the IC initial value is finished.
A computer-readable storage medium, on which a computer program is stored, which, when executed by a processor, implements the steps of the IC initial value estimation method in an integrated circuit design as described above.
From the above description it can be seen that the present invention has the following advantages:
1) the simulation speed of the circuit is accelerated: in the traditional circuit simulation, the initial value of the IC is generally set to be 0 to solve the equation set, the method needs a plurality of iterations, and the simulation speed of the circuit is restricted by the factors. The method estimates the IC initial value of the simulation product equation set, improves the calculation convergence, reduces the iteration times of the solution, has simple judgment standard, is easy to control, and greatly improves the optimization strength.
2) The reliability of the simulation result is improved: if the IC initial value is not estimated, the waveform state will fluctuate, and if the circuit has multiple solution problems, the equation system will converge to wrong solution. The invention reasonably estimates a group of IC initial values according to the voltage source and the conduction state of the device by referring to the device state information in the circuit, thereby improving the reliability of circuit simulation. The algorithm is efficient and easy to use and has strong compatibility.
Those of ordinary skill in the art will understand that: although the present invention has been described in detail with reference to the foregoing embodiments, it will be apparent to those skilled in the art that changes may be made in the embodiments and/or equivalents thereof without departing from the spirit and scope of the invention. Any modification, equivalent replacement, or improvement made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (4)
1. A method for estimating an initial value of an IC in an integrated circuit design comprises the following steps:
1) traversing from a grounded voltage source device, and setting an estimated IC initial value at the other end of the voltage source device as a current voltage source voltage value;
2) continuously traversing the device, and setting the estimated IC initial value at the other end of the device as the estimated IC initial value of the current node or the accumulated voltage value of the device;
the step 2) further comprises the following steps: if the conducting device is a voltage source device, the estimated IC initial value at the other end is the estimated IC initial value of the current node plus the voltage source voltage value;
3) and after traversing, obtaining a node estimated IC initial value which is the IC initial value of the equation set to be solved in the circuit simulation.
2. The method of claim 1, wherein the step 1) of traversing from the grounded voltage source device traverses from the ground point to the device in the circuit according to the connection relationship of the nodes.
3. The method of claim 1, wherein the step 2) further comprises: and if the device is conducted, setting the estimated IC initial value at the other end of the device as the estimated IC initial value of the current node.
4. A computer-readable storage medium, on which a computer program is stored, which, when being executed by a processor, carries out the steps of the method for IC initial value estimation in an integrated circuit design according to any one of claims 1 to 3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811579804.6A CN109753705B (en) | 2018-12-24 | 2018-12-24 | IC initial value estimation method in integrated circuit design |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811579804.6A CN109753705B (en) | 2018-12-24 | 2018-12-24 | IC initial value estimation method in integrated circuit design |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109753705A CN109753705A (en) | 2019-05-14 |
| CN109753705B true CN109753705B (en) | 2020-04-03 |
Family
ID=66402923
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811579804.6A Active CN109753705B (en) | 2018-12-24 | 2018-12-24 | IC initial value estimation method in integrated circuit design |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109753705B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112560368B (en) * | 2020-12-29 | 2023-07-21 | 海光信息技术股份有限公司 | Circuit simulation method, circuit simulation device, electronic equipment and computer readable storage medium |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101923596A (en) * | 2010-09-08 | 2010-12-22 | 北京大学 | Method for estimating radiation effect of integrated circuit |
| CN108535572A (en) * | 2018-05-10 | 2018-09-14 | 长沙理工大学 | Metering system secondary circuit monitoring method and device based on fundamental wave zero sequence feature |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102314522B (en) * | 2010-06-30 | 2013-03-06 | 中国科学院微电子研究所 | Optimizing method of analogue integrated circuit design |
| CN102508977B (en) * | 2011-11-15 | 2013-09-04 | 中国科学院微电子研究所 | Circuit optimization method for artificial circuit transplant and circuit optimization device for artificial circuit transplant |
| US8631360B2 (en) * | 2012-04-17 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methodology of optical proximity correction optimization |
| CN104462824A (en) * | 2014-12-12 | 2015-03-25 | 广西科技大学 | Single-cell EKF (extended Kalman filter) and UKF (unscented Kalman filter) estimation comparing method |
| CN107977533B (en) * | 2017-12-21 | 2020-06-16 | 北京华大九天软件有限公司 | Method for reducing equation set calculation complexity in integrated circuit design |
-
2018
- 2018-12-24 CN CN201811579804.6A patent/CN109753705B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101923596A (en) * | 2010-09-08 | 2010-12-22 | 北京大学 | Method for estimating radiation effect of integrated circuit |
| CN108535572A (en) * | 2018-05-10 | 2018-09-14 | 长沙理工大学 | Metering system secondary circuit monitoring method and device based on fundamental wave zero sequence feature |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109753705A (en) | 2019-05-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101969198B (en) | Method for estimating electrical power system state with consideration of load static property | |
| CN104143024B (en) | Quick time-domain simulation method for high-speed parallel link system | |
| KR101852527B1 (en) | Method for Dynamic Simulation Parameter Calibration by Machine Learning | |
| CN109753705B (en) | IC initial value estimation method in integrated circuit design | |
| CN106529080B (en) | A kind of construction method of square resistance SPICE model | |
| CN106886637B (en) | Time Domain Analysis based on PDN Yu channel Cooperative Analysis method | |
| CN114667521A (en) | Simulation correction using measurements and deep learning | |
| CN103699763A (en) | Method for evaluating health status of switching power supply based on least square fitting | |
| CN113051860A (en) | Equivalent resistance calculation method, electronic device, server, and storage medium | |
| CN109033534A (en) | Follower timing jitter estimation method based on pseudo- open-drain termination | |
| CN109614687B (en) | Constant admittance modeling and real-time simulation method for two-level bridge type converter | |
| CN109376471B (en) | Method for optimizing rear-imitation circuit and then equivalently outputting rear-imitation circuit | |
| CN106533451B (en) | A kind of stopping criterion for iteration setting method that block-sparse signal restores | |
| US20140189621A1 (en) | Apparatus and method for modeling controller of can bus simulator | |
| Lho et al. | Eye-width and eye-height estimation method based on artificial neural network (ANN) for USB 3.0 | |
| CN105404973A (en) | Power transmission and transformation equipment state prediction method and system | |
| US8458522B2 (en) | Pessimistic model-based testing | |
| CN112213577B (en) | Method and device for detecting electrical operation, computer key and storage medium | |
| Sui et al. | A new tail-fit method design for jitter decomposition | |
| CN112733438A (en) | Sponge city planning model parameter optimization method based on ant colony algorithm | |
| CN113033128A (en) | Method for selecting initial value of Newton iteration in circuit simulation | |
| Mahotin et al. | Automatic BSIM3/4 Model parameter extraction with penalty functions | |
| Chu et al. | Analytical bit-error-rate analysis for multi-tone sinusoidal jitter from power supply noise | |
| CN113419141B (en) | Direct-current line fault positioning method and device | |
| CN103984650A (en) | Method for simulating memory ECC (error checking and correcting) ERROR generation device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 100102 floor 2, block a, No.2, lizezhong 2nd Road, Chaoyang District, Beijing Patentee after: Beijing Huada Jiutian Technology Co.,Ltd. Address before: 100102 floor 2, block a, No.2, lizezhong 2nd Road, Chaoyang District, Beijing Patentee before: HUADA EMPYREAN SOFTWARE Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |