CN109581894B - High-precision analog quantity transmission system and method based on signal combination - Google Patents
High-precision analog quantity transmission system and method based on signal combination Download PDFInfo
- Publication number
- CN109581894B CN109581894B CN201811344938.XA CN201811344938A CN109581894B CN 109581894 B CN109581894 B CN 109581894B CN 201811344938 A CN201811344938 A CN 201811344938A CN 109581894 B CN109581894 B CN 109581894B
- Authority
- CN
- China
- Prior art keywords
- data
- module
- low
- conversion
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
Abstract
The invention discloses a high-precision analog quantity transmission system and method based on signal combination. The invention provides a simple high-precision analog signal transmission scheme, and the method utilizes a redundant loop to transmit the split data synchronously in parallel by a data splitting and signal combining method, fully utilizes the effective precision of the transmission loop, reduces the precision loss of data transmission from end to end from a controller to an actuator, and ensures that the precision of the whole control system is higher.
Description
Technical Field
The invention relates to the field of digital control, in particular to a high-precision analog quantity transmission system and method based on signal combination.
Background
In a digital control system, for some applications requiring fast real-time response, the controller transmits a command signal to the actuator through an analog transmission loop due to the limitation of communication rate. The controller is internally operated to generate a digital signal instruction, the digital signal is converted into an analog signal through a D/A digital-to-analog converter and is transmitted to the actuator through a corresponding hardware transmission loop, and the actuator converts a corresponding analog quantity signal into a digital signal through an A/D analog-to-digital converter to execute a command. In the process of transmitting the analog signals, due to the existence of noise and interference and the precision deviation of the A/D, data distortion and system control precision decline are caused in the data transmission process. In general, in order to improve the accuracy loss in the data transmission process, the analog signal transmission loop enhances the signal-to-noise ratio of signal transmission through a high-accuracy signal transmission loop on hardware and a high-resolution AD analog-to-digital converter. The scheme greatly improves the cost of hardware and also increases a lot of implementation difficulties. In order to provide a simple control scheme, enhance the signal-to-noise ratio during the transmission of analog signals, and strip the analog signals from the noise, it is necessary to improve the corresponding signal transmission loop scheme.
Disclosure of Invention
The invention aims to: the high-precision analog quantity transmission system and method based on signal combination are provided, the signal-to-noise ratio in the analog signal transmission process is enhanced, the analog quantity signals in practical application are stripped from noise, and the corresponding signal transmission loop scheme is improved.
The technical scheme of the invention is as follows:
a high-precision analog quantity transmission system based on signal combination comprises two transmission loops:
the first transmission loop comprises a data high-order splitting module, a first low-order data bit supplementing module, a first D/A (digital to analog) conversion module, a first controller-end analog signal conditioning loop, a first actuator-end analog signal conditioning loop, a first A/D (analog to digital) conversion module and a low-order data zero clearing module which are sequentially connected;
the second transmission loop comprises a data low-order splitting module, a data upward shifting module, a second low-order data bit supplementing module, a second D/A digital-to-analog conversion module, a second controller-end analog signal conditioning loop, a second actuator-end analog signal conditioning loop, a second A/D analog-to-digital conversion module and a data downward shifting module which are sequentially connected;
the input ends of the data high-order splitting module and the data low-order splitting module respectively receive instruction data, the output ends of the low-order data zero clearing module and the data downward shifting module are respectively connected with the input end of the adder module, and the output end of the adder module outputs a final digital instruction acceptance value.
Preferably, the data high-order splitting module, the first low-order data bit complementing module, the first D/a digital-to-analog conversion module, and the first controller-side analog signal conditioning circuit, and the data low-order splitting module, the data upward shifting module, the second low-order data bit complementing module, the second D/a digital-to-analog conversion module, and the second controller-side analog signal conditioning circuit are integrated in the controller.
Preferably, the first actuator end analog signal conditioning circuit, the first a/D analog-to-digital conversion module, the low-bit data zero clearing module, the second actuator end analog signal conditioning circuit, the second a/D analog-to-digital conversion module, the data downward shifting module, and the adder module are integrated in the actuator.
Preferably, the data high-order splitting module and the data low-order splitting module respectively perform corresponding data splitting on the received instruction data;
the data upward shifting module performs corresponding upward shifting on the low-order data split by the data low-order splitting module;
the first low-level data bit complementing module and the second low-level data bit complementing module respectively carry out corresponding low-level bit complementing on the split high-level data and the shifted low-level data;
the first D/A digital-to-analog conversion module and the second D/A digital-to-analog conversion module respectively perform D/A conversion on high-order data and low-order data after low-order bit compensation;
and the analog signal conditioning loop of the first controller end and the analog signal conditioning loop of the second controller end respectively carry out corresponding signal conditioning conversion on the high-order data and the low-order data after D/A conversion through a hardware loop.
Preferably, the first actuator end analog signal conditioning loop and the second actuator end analog signal conditioning loop perform corresponding conditioning conversion on the signals after the conditioning conversion at the controller end respectively;
the first A/D conversion module and the second A/D conversion module respectively perform corresponding A/D conversion on the signal lines after the analog signal conditioning circuits at the two actuator ends are conditioned and converted;
the low-bit data zero clearing module is used for carrying out corresponding low-bit zero clearing treatment on the signal subjected to A/D conversion by the first A/D analog-to-digital conversion module;
the data downward shifting module carries out corresponding downward shifting operation on the signals after A/D conversion by the second A/D analog-to-digital conversion module;
and the adder module accumulates the data after the low-order zero clearing processing and the data after the downward shifting operation to obtain a final digital instruction acceptance value.
A high-precision analog quantity transmission method based on signal combination comprises the following steps:
s1, two-channel signal synchronous transmission
Dividing the controller instruction data X into two channels for synchronous data transmission, and finally obtaining the received instruction data Y by an actuator through a series of signal conversion loops;
s2, splitting high-order data of double channels
And the two channels respectively carry out corresponding data splitting on the data X, respectively extract the high order and the low order, and correspondingly shift the data of the second channel upwards to obtain data X11 and X21.
S3, dual-channel low-level data complement
Respectively carrying out corresponding low-order bit supplement on the split data X11 and X21 to respectively obtain bit-supplemented data X12 and X22;
S4D/A conversion of dual-channel data
D/A conversion is carried out on the data X12 and X22 after the low-order bit is supplemented to obtain X13 and X23;
s5, controller end double-channel signal conditioning
Carrying out corresponding signal conditioning conversion on the signals X13 and X23 after D/A conversion through a hardware loop to obtain X14 and X24;
s6, actuator end double-channel signal conditioning
Carrying out corresponding conditioning conversion on signals X14 and X24 at the controller end to obtain signals X15 and X25;
s7, A/D conversion is carried out on the double communication signals
Performing corresponding A/D conversion on the hardware analog quantity signals X15 and X25 to obtain data X16 and X26;
s8 double-channel data signal processing
Carrying out corresponding low-order zero clearing processing on the X16 signal subjected to the A/D conversion to obtain X17, and carrying out corresponding downward shift operation on the X26 signal to obtain data X27;
s9 two-channel data signal combination
And accumulating the data X17 and X27 after signal processing, and obtaining final data Y by an actuator.
Preferably, the controller instruction data X is of a Uint16 type, and is represented by the following bits from high to low:
X = bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0。
preferably, in S2, the two channels respectively perform corresponding data splitting on the data X, respectively extract the upper 8 bits and the lower 8 bits, and perform corresponding upward shift on the data of the second channel, so as to obtain data:
X11 = bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 0 0 0 0 0 0 0 0 ；
X21 = bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 0 0 0 0 0 0 0 0。
preferably, in S3, the obtained data X12 and X22 after bit padding are respectively:
X12 = bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 0 1 1 1 1 1 1 1 ；
X22 = bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 0 1 1 1 1 1 1 1 。
preferably, in S8, X17 and X27 are:
X17 = X16&FF00 ；
X27 = X26>>8 。
the invention has the advantages that:
compared with the prior art, the scheme of the invention provides a simple high-precision analog signal transmission scheme, split data is synchronously transmitted in parallel by using a redundant loop through a data splitting and signal combining method, the effective precision of the transmission loop is fully utilized, the precision loss of data transmission from end to end from a controller to an actuator is reduced, and the precision of the whole control system is higher.
Drawings
The invention is further described with reference to the following figures and examples:
fig. 1 is a flow chart of a high-precision analog quantity transmission method based on signal combination.
Detailed Description
The high-precision analog quantity transmission system based on signal combination comprises a controller and an actuator, wherein the controller integrates a data high-order splitting module, a first low-order data bit complementing module, a first D/A digital-to-analog conversion module, a first controller end analog signal conditioning loop, a data low-order splitting module, a data upward shifting module, a second low-order data bit complementing module, a second D/A digital-to-analog conversion module and a second controller end analog signal conditioning loop. The actuator is integrated with a first actuator end analog signal conditioning loop, a first A/D analog-to-digital conversion module, a low-bit data zero clearing module, a second actuator end analog signal conditioning loop, a second A/D analog-to-digital conversion module, a data downward shifting module and an adder module.
In the technical scheme, signals are transmitted through two loops, in the first loop, the input end of the data high-order splitting module is accessed with instruction data, the input end of the first low-order data bit-complementing module is connected with the output end of the data high-order splitting module, the input end of the first D/A converter module is connected with the output end of the first low-order data bit-complementing module, the input end of the first controller end analog signal conditioning loop is connected with the output end of the first D/A converter module, the input end of the first actuator end analog signal conditioning loop is connected with the output end of the first controller end analog signal conditioning loop, the input end of the first A/D conversion module is connected with the output end of the analog signal conditioning loop of the first actuator end, and the low-bit data zero clearing module is connected with the output end of the first A/D conversion module. Similarly, in the second channel, the input end of the data low-order splitting module is connected with instruction data, the input end of the data upward shifting module is connected with the output end of the data low-order splitting module, the input end of the second low-order data bit-complementing module is connected with the output end of the data upward shifting module, the input end of the second D/a converter module is connected with the output end of the second low-order data bit-complementing module, the input end of the second controller-end analog signal conditioning circuit is connected with the output end of the second D/a converter module, the input end of the second actuator-end analog signal conditioning circuit is connected with the output end of the second controller-end analog signal conditioning circuit, the input end of the second a/D converter module is connected with the output end of the second actuator-end analog signal conditioning circuit, and the input end of the data downward shifting module is connected with the output end of the second A/D conversion module. The output ends of the data downward shifting module and the low-bit data zero clearing module are both connected with the input end of the adder, and the output end of the adder is the final digital instruction acceptance value.
The data high-order splitting module and the data low-order splitting module are used for respectively carrying out corresponding data splitting on the received instruction data; the data upward shifting module performs corresponding upward shifting on the low-order data split by the data low-order splitting module; the first low-level data bit complementing module and the second low-level data bit complementing module respectively carry out corresponding low-level bit complementing on the split high-level data and the shifted low-level data; the first D/A digital-to-analog conversion module and the second D/A digital-to-analog conversion module respectively perform D/A conversion on high-order data and low-order data after low-order bit compensation; and the analog signal conditioning loop of the first controller end and the analog signal conditioning loop of the second controller end respectively carry out corresponding signal conditioning conversion on the high-order data and the low-order data after D/A conversion through a hardware loop.
The first actuator end analog signal conditioning loop and the second actuator end analog signal conditioning loop are used for respectively carrying out corresponding conditioning conversion on the signals subjected to conditioning conversion at the controller end; the first A/D conversion module and the second A/D conversion module respectively perform corresponding A/D conversion on the signal lines after the analog signal conditioning circuits at the two actuator ends are conditioned and converted; the low-bit data zero clearing module is used for carrying out corresponding low-bit zero clearing treatment on the signal subjected to A/D conversion by the first A/D analog-to-digital conversion module; the data downward shifting module carries out corresponding downward shifting operation on the signals after A/D conversion by the second A/D analog-to-digital conversion module; and the adder module accumulates the data after the low-order zero clearing processing and the data after the downward shifting operation to obtain a final digital instruction acceptance value.
As shown in fig. 1, the high-precision analog quantity transmission method based on signal combination is as follows:
s1, two-channel signal synchronous transmission
Dividing the controller instruction data X into two channels for synchronous data transmission, and finally obtaining the received instruction data Y by the actuator through a series of signal conversion loops.
Assuming that X is of the Uint16 type, it is represented from high to low as follows:
X = bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0
s2, splitting high-order data of double channels
The two channels respectively carry out corresponding data splitting on the data X, respectively extract the high 8 bits and the low 8 bits, and correspondingly shift upwards the data of the second channel to obtain the data:
X11 = bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 0 0 0 0 0 0 0 0
X21 = bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 0 0 0 0 0 0 0 0
s3, dual-channel low-level data complement
Respectively carrying out corresponding low-order bit supplement on the split data X11 and X21 to respectively obtain bit-supplemented data X12 and X22
X12 = bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 0 1 1 1 1 1 1 1
X22 = bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 0 1 1 1 1 1 1 1
The high 8 bits of the X12 and the X22 are obtained by splitting the high and low 8-bit data of the data X, the low 8-bit data complement bit is 01111111, the high-bit data distortion caused by noise fluctuation in the signal transmission process can be reduced to the maximum extent by the aid of the bit complementing mode, and the data accuracy of the high 8-bit data in the transmission process can be guaranteed.
S4D/A conversion of dual-channel data
D/A conversion is carried out on the data X12 and X22 after the low-order bit is complemented to obtain X13 and X23 respectively.
S5, controller end double-channel signal conditioning
And carrying out corresponding signal conditioning conversion on the D/A converted signals X13 and X23 through a hardware loop to obtain X14 and X24.
S6, actuator end double-channel signal conditioning
And carrying out corresponding conditioning conversion on signals X14 and X24 at the controller end to obtain signals X15 and X25.
S7, A/D conversion is carried out on the double communication signals
And performing corresponding A/D conversion on the hardware analog quantity signals X15 and X25 to obtain data X16 and X26.
S8 double-channel data signal processing
And carrying out corresponding low-order zero clearing processing on the X16 signal after the A/D conversion to obtain X17, and carrying out corresponding downward shift operation on the X26 signal to obtain data X27.
X17 = X16&FF00；
X27 = X26>>8；
S9 two-channel data signal combination
And accumulating the data X17 and X27 after signal processing, and obtaining final data Y by an actuator.
The above embodiments are merely illustrative of the technical ideas and features of the present invention, and the purpose of the embodiments is to enable those skilled in the art to understand the contents of the present invention and implement the present invention, and not to limit the protection scope of the present invention. All modifications made according to the spirit of the main technical scheme of the invention are covered in the protection scope of the invention.
Claims (10)
1. A high-precision analog quantity transmission system based on signal combination is characterized by comprising two transmission loops:
the first transmission loop comprises a data high-order splitting module, a first low-order data bit supplementing module, a first D/A (digital to analog) conversion module, a first controller-end analog signal conditioning loop, a first actuator-end analog signal conditioning loop, a first A/D (analog to digital) conversion module and a low-order data zero clearing module which are sequentially connected;
the second transmission loop comprises a data low-order splitting module, a data upward shifting module, a second low-order data bit supplementing module, a second D/A digital-to-analog conversion module, a second controller-end analog signal conditioning loop, a second actuator-end analog signal conditioning loop, a second A/D analog-to-digital conversion module and a data downward shifting module which are sequentially connected;
the input ends of the data high-order splitting module and the data low-order splitting module respectively receive instruction data, the output ends of the low-order data zero clearing module and the data downward shifting module are respectively connected to the input end of the adder module, and the output end of the adder module outputs a final digital instruction acceptance value;
the data high-order splitting module and the data low-order splitting module are used for respectively carrying out corresponding data splitting on the received instruction data;
the data upward shifting module performs corresponding upward shifting on the low-order data split by the data low-order splitting module;
the first low-level data bit complementing module and the second low-level data bit complementing module respectively carry out corresponding low-level bit complementing on the split high-level data and the shifted low-level data;
the low-bit data zero clearing module is used for carrying out corresponding low-bit zero clearing treatment on the signal subjected to A/D conversion by the first A/D analog-to-digital conversion module;
the data downward shifting module carries out corresponding downward shifting operation on the signals after A/D conversion by the second A/D analog-to-digital conversion module;
and the adder module accumulates the data after the low-order zero clearing processing and the data after the downward shifting operation to obtain a final digital instruction acceptance value.
2. The signal combination-based high-precision analog quantity transmission system according to claim 1, wherein the data high-order splitting module, the first low-order data bit complementing module, the first D/a digital-to-analog conversion module, the first controller-side analog signal conditioning loop, and the data low-order splitting module, the data up-shifting module, the second low-order data bit complementing module, the second D/a digital-to-analog conversion module, the second controller-side analog signal conditioning loop are integrated in the controller.
3. The signal combination-based high-precision analog quantity transmission system according to claim 2, wherein the first actuator-end analog signal conditioning circuit, the first a/D analog-to-digital conversion module, the low-bit data clearing module, the second actuator-end analog signal conditioning circuit, the second a/D analog-to-digital conversion module, the data down-shift module, and the adder module are integrated in the actuator.
4. A high-precision analog quantity transmission system based on signal combination according to claim 3, characterized in that:
the first D/A digital-to-analog conversion module and the second D/A digital-to-analog conversion module respectively perform D/A conversion on high-order data and low-order data after low-order bit compensation;
and the analog signal conditioning loop of the first controller end and the analog signal conditioning loop of the second controller end respectively carry out corresponding signal conditioning conversion on the high-order data and the low-order data after D/A conversion through a hardware loop.
5. The high-precision analog quantity transmission system based on signal combination according to claim 4,
the first actuator end analog signal conditioning loop and the second actuator end analog signal conditioning loop are used for respectively carrying out corresponding conditioning conversion on the signals subjected to conditioning conversion at the controller end;
the first A/D conversion module and the second A/D conversion module respectively perform corresponding A/D conversion on the signal lines after the analog signal conditioning circuits at the two actuator ends are conditioned and converted.
6. A high-precision analog quantity transmission method based on signal combination is characterized by comprising the following steps:
s1, two-channel signal synchronous transmission
Dividing the controller instruction data X into two channels for synchronous data transmission, and finally obtaining the received instruction data Y by an actuator through a series of signal conversion loops;
s2, splitting high-order data of double channels
The two channels respectively carry out corresponding data splitting on the data X, respectively extract the high order and the low order, and correspondingly shift the data of the second channel upwards to obtain data X11 and X21;
s3, dual-channel low-level data complement
Respectively carrying out corresponding low-order bit supplement on the split data X11 and X21 to respectively obtain bit-supplemented data X12 and X22;
S4D/A conversion of dual-channel data
D/A conversion is carried out on the data X12 and X22 after the low-order bit is supplemented to obtain X13 and X23;
s5, controller end double-channel signal conditioning
Carrying out corresponding signal conditioning conversion on the signals X13 and X23 after D/A conversion through a hardware loop to obtain X14 and X24;
s6, actuator end double-channel signal conditioning
Carrying out corresponding conditioning conversion on signals X14 and X24 at the controller end to obtain signals X15 and X25;
s7, A/D conversion is carried out on the double communication signals
Performing corresponding A/D conversion on the hardware analog quantity signals X15 and X25 to obtain data X16 and X26;
s8 double-channel data signal processing
Carrying out corresponding low-order zero clearing processing on the X16 signal subjected to the A/D conversion to obtain X17, and carrying out corresponding downward shift operation on the X26 signal to obtain data X27;
s9 two-channel data signal combination
And accumulating the data X17 and X27 after signal processing, and obtaining final data Y by an actuator.
7. The signal combination-based high-precision analog quantity transmission method according to claim 6, wherein the controller instruction data X is of a Uint16 type and is represented from high to low as follows:
X = bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0。
8. the method for transmitting high-precision analog quantity based on signal combination according to claim 7, wherein in S2, two channels respectively perform corresponding data splitting on the data X, respectively extract the upper 8 bits and the lower 8 bits, and perform corresponding upward shifting on the second channel data to obtain data:
X11 = bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 0 0 0 0 0 0 0 0 ；
X21 = bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 0 0 0 0 0 0 0 0。
9. the method for transmitting high-precision analog quantity based on signal combination according to claim 8, wherein in S3, the obtained data after bit-filling X12 and X22 are respectively:
X12 = bit15 bit14 bit13 bit12 bit11 bit10 bit9 bit8 0 1 1 1 1 1 1 1 ；
X22 = bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 0 1 1 1 1 1 1 1 。
10. the method for transmitting the analog quantity with high precision based on the signal combination according to the claim 9, characterized in that in S8, X17 and X27 are respectively:
X17 = X16&FF00 ；
X27 = X26>>8 。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811344938.XA CN109581894B (en) | 2018-11-13 | 2018-11-13 | High-precision analog quantity transmission system and method based on signal combination |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811344938.XA CN109581894B (en) | 2018-11-13 | 2018-11-13 | High-precision analog quantity transmission system and method based on signal combination |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109581894A CN109581894A (en) | 2019-04-05 |
| CN109581894B true CN109581894B (en) | 2021-06-15 |
Family
ID=65922119
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811344938.XA Active CN109581894B (en) | 2018-11-13 | 2018-11-13 | High-precision analog quantity transmission system and method based on signal combination |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109581894B (en) |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2074738B (en) * | 1980-03-29 | 1984-03-07 | Shibasoku Co Ltd | Apparatus for measuring distortion factor |
| JP2002033779A (en) * | 2001-05-10 | 2002-01-31 | Matsushita Electric Ind Co Ltd | Transmitter |
| JP2004260708A (en) * | 2003-02-27 | 2004-09-16 | Mitsumi Electric Co Ltd | Communication system and communication device |
| JP3772846B2 (en) * | 2003-03-24 | 2006-05-10 | ソニー株式会社 | Data encoding device, data encoding method, data output device, and data output method |
| CN2741059Y (en) * | 2004-09-21 | 2005-11-16 | 中国科学院空间科学与应用研究中心 | Digital device for realizing quantization from 1 to 3 bits |
| JP2007214876A (en) * | 2006-02-09 | 2007-08-23 | Sharp Corp | Radio communication equipment |
| KR101448917B1 (en) * | 2007-09-11 | 2014-10-13 | 삼성전자주식회사 | Apparatus and Method for converting Analogue to Digital using pseudo multiple sampling |
| CN101291151B (en) * | 2008-06-11 | 2011-06-01 | 中国石油集团钻井工程技术研究院 | Coding and decoding method for down-hole information transmission |
| CN101534125B (en) * | 2009-04-24 | 2012-07-18 | 北京空间机电研究所 | Ultra-long data variable length encoding synthetic system |
| JP5387211B2 (en) * | 2009-07-30 | 2014-01-15 | ソニー株式会社 | Linearity improving circuit, ΣΔ A / D converter, and receiver |
| CN102543207B (en) * | 2010-12-17 | 2016-01-06 | 西安奇维测控科技有限公司 | A kind of Efficient utilization method of RS error correction and detection algorithm in flash controller |
| CN102868961A (en) * | 2011-07-05 | 2013-01-09 | 富泰华工业（深圳）有限公司 | Handheld electronic device with function of hearing aid |
| CN102832946B (en) * | 2012-08-23 | 2016-05-18 | 昆腾微电子股份有限公司 | Digital to analog converter |
| CN106982060A (en) * | 2016-01-18 | 2017-07-25 | 特变电工新疆新能源股份有限公司 | A kind of analog collection system |
| CN111934832B (en) * | 2016-07-15 | 2021-10-26 | 华为技术有限公司 | Method and device for transmitting signals based on multiple channels |
| US10432434B2 (en) * | 2016-07-20 | 2019-10-01 | Tektronix, Inc. | Multi-band noise reduction systems and methods |
| CN107276590B (en) * | 2017-05-15 | 2020-07-28 | 南京中感微电子有限公司 | Signal processing method and system |
| CN107889313A (en) * | 2017-11-30 | 2018-04-06 | 苏州灵猴机器人有限公司 | The control method of current mode light-source control system and the application system |
-
2018
- 2018-11-13 CN CN201811344938.XA patent/CN109581894B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN109581894A (en) | 2019-04-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7619487B2 (en) | Polar modulation without analog filtering | |
| CN103312347B (en) | A kind of multichannel interference signal generation device and interference signal production method | |
| CN108254769B (en) | Navigation signal generation method of time division system | |
| CN104363020A (en) | Pipeline ADC (analog to digital converter) and error calibration method thereof | |
| CN102752247A (en) | RF transmitter, wireless communication unit and method for generating RF signal | |
| CN104283560A (en) | Clock skew calibrating circuit of sampling-and-holding-amplifier-free assembly line ADC and control method of clock skew calibrating circuit of sampling-and-holding-amplifier-free assembly line ADC | |
| CN109581894B (en) | High-precision analog quantity transmission system and method based on signal combination | |
| CN102723951B (en) | Pipelined ADC (Analog-to-Digital Converter) digital background correcting circuit with translation technology | |
| CN103684514B (en) | Multichannel ADC synchronized sampling intermediate-frequency receiver and synchronous sampling method | |
| CN103147745A (en) | Three dimensional sonic logging data high-speed transmission device based on LVDS technology | |
| CN210199544U (en) | Servo control system | |
| CN105471788B (en) | A kind of low time delay decomposition method and device to DVBS2 signals | |
| CN102480446B (en) | Receiver equalizer correcting device and method | |
| CN105187066A (en) | Digital to analog converter | |
| CN101788584A (en) | Electronic transducer sampling synchronization method | |
| CN115001913B (en) | Full-duplex frequency domain self-interference elimination method based on digital assistance | |
| CN101252358A (en) | High speed 16 bit A/D converter modular circuit | |
| CN103546169A (en) | Method for achieving (2, 1, 7) convolutional coding at 3/4 rate in Field Programmable Gate Array (FPGA) | |
| CN101277115B (en) | Multiplication digital-analog conversion circuit sharing operation amplifier | |
| CN101267208B (en) | A simulation low-pass filter | |
| CN116248451A (en) | Novel digital baseband drift correction system circuit | |
| CN102571276A (en) | Short-wave digital signal processing method and module based on space-time coding | |
| CN103916143B (en) | The non-contour step signal processing method of very low frequency long-wave transmitter and device | |
| CN105680862A (en) | High speed and high precision analog-digital conversion method and device thereof for imaging sensor | |
| CN104779969A (en) | Full duplex system with high dynamic receiver and use method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |