CN109558282B - PCIE link detection method, system, electronic equipment and storage medium - Google Patents
PCIE link detection method, system, electronic equipment and storage medium Download PDFInfo
- Publication number
- CN109558282B CN109558282B CN201811463366.7A CN201811463366A CN109558282B CN 109558282 B CN109558282 B CN 109558282B CN 201811463366 A CN201811463366 A CN 201811463366A CN 109558282 B CN109558282 B CN 109558282B
- Authority
- CN
- China
- Prior art keywords
- pcie
- port number
- link detection
- slot position
- detection method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000001514 detection method Methods 0.000 title claims abstract description 42
- 238000004590 computer program Methods 0.000 claims description 15
- 238000012545 processing Methods 0.000 claims description 5
- 238000012423 maintenance Methods 0.000 abstract description 18
- 238000000034 method Methods 0.000 abstract description 16
- 238000004519 manufacturing process Methods 0.000 abstract description 13
- 238000004458 analytical method Methods 0.000 abstract description 6
- 238000004891 communication Methods 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 5
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000002790 cross-validation Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 238000007619 statistical method Methods 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2273—Test methods
Abstract
The application discloses a PCIE link detection method, a system and an electronic device and a computer readable storage medium, wherein the method comprises the following steps: when the access of the target equipment is detected, identifying a PCIE port number corresponding to the target equipment; determining a PCIE slot position corresponding to the target equipment by using a system command according to the PCIE port number; judging whether the bandwidth and the rate of the current PCIE bus are within a preset range; if not, outputting alarm information; wherein, the alarm information comprises a PCIE slot position. According to the PCIE link detection method provided by the application, the PCIE slot position of the target equipment is determined by detecting the PCIE port number of the target equipment, and the PCIE slot position is output when the target equipment is detected to be in failure. The PCIE slot position of the fault equipment is determined through a system command, the analysis process of maintenance personnel is replaced, the purpose of quickly identifying and positioning the fault equipment is achieved, the maintenance speed of a production line is increased, and the operation efficiency of the production line is improved.
Description
Technical Field
The present application relates to the field of computer technologies, and in particular, to a PCIE link detection method, a PCIE link detection system, an electronic device, and a computer-readable storage medium.
Background
At present, a notebook, a desktop computer, a server and a storage largely use a PCIE bus to connect various devices, and the various devices are also connected by a PCIE (peripheral component interconnect express, a high-speed serial computer expansion bus standard) bus. During the production process, it is necessary to detect whether the PCIE link between each connected device is correct, and the link error may be classified as unrecognized (the recognized bus width is x0), degraded (for example, the connection originally of x16 recognizes only x8), and the like.
In the prior art, when a problem is detected in a certain PCIE link, the PCIE port number having the problem is sent to a maintenance person, and the maintenance person determines which link has the problem. However, in such a situation, a maintenance worker needs to know and understand the entire system deeply and is familiar with Linux instructions, so that the faulty port number can be recognized quickly, and after cross validation of a certain step, the faulty device is confirmed, and the detection efficiency is low.
Therefore, how to improve the failure detection efficiency of devices connected by using a PCIE link is a problem to be solved by those skilled in the art.
Disclosure of Invention
The present application aims to provide a PCIE link detection method, a PCIE link detection system, an electronic device, and a computer-readable storage medium, which improve the failure detection efficiency of devices connected by using a PCIE link.
To achieve the above object, the present application provides a PCIE link detection method, including:
when detecting that a target device is accessed, identifying a PCIE port number corresponding to the target device;
determining a PCIE slot position corresponding to the target equipment by using a system command according to the PCIE port number;
judging whether the bandwidth and the rate of the current PCIE bus are within a preset range;
if not, outputting alarm information; wherein the alarm information includes the PCIE slot.
Wherein the target device comprises an FC card.
Determining a PCIE slot corresponding to the target device by using a system command according to the PCIE port number includes:
obtaining a corresponding PCI ID number by utilizing a first system command according to the PCIE port number;
and determining a corresponding PCIE slot position according to the PCI ID number.
Wherein, the judging whether the bandwidth and the rate of the current PCIE bus are within the preset range includes:
and acquiring the current PCIE bus bandwidth and rate by utilizing a second system command, and judging whether the current PCIE bus bandwidth and rate are within a preset range.
To achieve the above object, the present application provides a PCIE link detection system, including:
the device comprises an identification module and a processing module, wherein the identification module is used for identifying a PCIE port number corresponding to target equipment when the access of the target equipment is detected;
a determining module, configured to determine, according to the PCIE port number, a PCIE slot corresponding to the target device by using a system command;
the judging module is used for judging whether the bandwidth and the rate of the current PCIE bus are within a preset range or not; if not, outputting alarm information; wherein the alarm information includes the PCIE slot.
Wherein the target device comprises an FC card.
Wherein the determining module comprises:
a first determining unit, configured to obtain a corresponding PCI ID number by using a first system command according to the PCIE port number;
and the second determining unit is used for obtaining the corresponding PCIE slot position according to the PCI ID number.
The judging module is specifically used for acquiring the current PCIE bus bandwidth and rate by utilizing a second system command and judging whether the current PCIE bus bandwidth and rate are within a preset range; and if not, outputting the alarm information.
To achieve the above object, the present application provides an electronic device including:
a memory for storing a computer program;
and the processor is used for realizing the steps of the PCIE link detection method when executing the computer program.
To achieve the above object, the present application provides a computer-readable storage medium, which stores a computer program, and when the computer program is executed by a processor, the computer program implements the steps of the PCIE link detection method as described above.
According to the above scheme, the PCIE link detection method provided in the present application includes: when detecting that a target device is accessed, identifying a PCIE port number corresponding to the target device; determining a PCIE slot position corresponding to the target equipment by using a system command according to the PCIE port number; judging whether the bandwidth and the rate of the current PCIE bus are within a preset range; if not, outputting alarm information; wherein the alarm information includes the PCIE slot.
According to the PCIE link detection method provided by the application, the PCIE slot position of the target equipment is determined by detecting the PCIE port number of the target equipment, and the PCIE slot position is output when the target equipment is detected to be in failure. The PCIE slot position of the fault equipment is determined through a system command, the analysis process of maintenance personnel is replaced, the purpose of quickly identifying and positioning the fault equipment is achieved, the maintenance speed of a production line is increased, and the operation efficiency of the production line is improved. The application also discloses a PCIE link detection system, an electronic device and a computer readable storage medium, which can also realize the technical effect.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present application, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
Fig. 1 is a flowchart of a PCIE link detection method disclosed in the embodiment of the present application;
fig. 2 is a flowchart of another PCIE link detection method disclosed in the embodiment of the present application;
fig. 3 is a structural diagram of a PCIE link detection system disclosed in the embodiment of the present application;
fig. 4 is a block diagram of an electronic device disclosed in an embodiment of the present application;
fig. 5 is a block diagram of another electronic device disclosed in the embodiments of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
The embodiment of the application discloses a PCIE link detection method, which improves the fault detection efficiency of equipment connected by using a PCIE link.
Referring to fig. 1, a flowchart of a PCIE link detection method disclosed in the embodiment of the present application is shown in fig. 1, and includes:
s101: when detecting that a target device is accessed, identifying a PCIE port number corresponding to the target device;
in this embodiment, specific target devices are not specifically limited, and devices connected by using a PCIE link are all within the protection scope of this embodiment, for example, a CPU (Central Processing Unit, etc.), a PCH (Platform Controller Hub, integrated south bridge of intel corporation), a PCIE Switch (PCIE Switch or PCIE Switch), an Expander (SAS Expander), an SAS (Statistical Analysis System, which is a modular and integrated large application software System) card, an FC card (an optical fiber card), a network card, and the like.
In the prior art, for example, an FC card connected to PCIE x4 is inserted into SLOT. The system will recognize the port number of the card first, then detect the bus bandwidth, connection rate, etc. of the PCIE link, if the connection is wrong, the system will send the wrong port number to the maintenance personnel in the form of a Linux command, so that the maintenance personnel can analyze the port number to obtain a specific faulty device, where the Linux command is as follows:
ExMessage:[File:pcievdp.cpp,Line:173]00:01.1,Device:Intel Corporation Xeon E7v4/Xeon E5v4/Xeon E3v4/Xeon D PCI ERoot Port of PCI Express Root Complex[*],Current Link Width check fail,sys:x4,user:x0
wherein 00:01.1 is the PCIE port number.
In this step, as in the prior art, when it is detected that a target device accesses, a PCIE port number corresponding to the target device is identified.
S102: determining a PCIE slot position corresponding to the target equipment by using a system command according to the PCIE port number;
in specific implementation, when the PCIE port number of the target device is identified, the PCIE slot is determined by using a system command, and when the target device fails, the PCIE slot of the target device is directly reported.
Preferably, this step may include obtaining a corresponding PCI ID number by using the first system command according to the PCIE port number, and determining the corresponding PCIE slot according to the PCI ID number. The first system command can be lspci-s xxx, where xxx is the PCIE port number.
For a fixed PCIE port, the hardware connection is fixed and unchanged, and the assembly position is also fixed and unchanged for the whole machine, for example, in the example mentioned in the above step, the port number 00:01.1 is fixed and unchanged, the PCI ID number 8086:6f03 corresponding to the port number can be obtained by using the first system command through the port number, and the position of the externally-inserted PCIE card on the machine corresponding to the PCI ID (i.e., the PCIE SLOT position) is the SLOT B.
S103: judging whether the bandwidth and the rate of the current PCIE bus are within a preset range; if not, entering S104;
in this step, as in the prior art, whether the target device fails is determined by detecting whether the bandwidth and the rate of the current PCIE bus are within a preset range. It can be understood that, when the current PCIE bus bandwidth and rate are within the preset range, it indicates that the target device is normal, and the test procedure is ended. Otherwise, the target device fails, and the process goes to S104.
Preferably, the step may include obtaining the current PCIE bus bandwidth and rate by using a second system command, and determining whether the current PCIE bus bandwidth and rate are within a preset range. In a specific implementation, the current PCIE bus bandwidth and rate may be obtained by using a second system command, where the second system command may specifically be lspci-n-d xxx-vvv | grep-i width. Wherein xxx is the PCIE ID obtained in the previous step.
S104: outputting alarm information; wherein the alarm information includes the PCIE slot.
In specific implementation, when the target device fails, alarm information including the PCIE slot is sent to a maintenance worker. In the above example, when the FC card has a fault, the alarm information of the SLOT B PCIE connection error is directly reported, so that the embodiment can save the analysis action of the maintenance personnel, accelerate the verification and maintenance speed, and improve the production efficiency of the production line.
In the PCIE link detection method provided in the embodiment of the present application, the PCIE slot position of the target device is determined by detecting a PCIE port number of the target device, and the PCIE slot position is output when the target device is detected to have a failure. The PCIE slot position of the fault equipment is determined through a system command, the analysis process of maintenance personnel is replaced, the purpose of quickly identifying and positioning the fault equipment is achieved, the maintenance speed of a production line is increased, and the operation efficiency of the production line is improved.
The embodiment of the application discloses a PCIE link detection method, and compared to the previous embodiment, the embodiment further describes and optimizes the technical scheme. Specifically, the method comprises the following steps:
referring to fig. 2, a flowchart of another PCIE link detection method provided in the embodiment of the present application is shown in fig. 2, and includes:
s201: when detecting that a target device is accessed, identifying a PCIE port number corresponding to the target device;
s202: obtaining a corresponding PCI ID number by utilizing a first system command according to the PCIE port number, and determining a corresponding PCIE slot position according to the PCI ID number;
s203: acquiring the current PCIE bus bandwidth and rate by utilizing a second system command, and judging whether the current PCIE bus bandwidth and rate are within a preset range; if not, entering S204;
s204: outputting alarm information; wherein the alarm information includes the PCIE slot.
In the following, a PCIE link detection system provided in the embodiment of the present application is introduced, and a PCIE link detection system described below and a PCIE link detection method described above may refer to each other.
Referring to fig. 3, a structure diagram of a PCIE link detection system provided in the embodiment of the present application is shown in fig. 3, and includes:
an identifying module 301, configured to identify a PCIE port number corresponding to a target device when it is detected that the target device accesses;
a determining module 302, configured to determine, according to the PCIE port number, a PCIE slot corresponding to the target device by using a system command;
a determining module 303, configured to determine whether a current PCIE bus bandwidth and rate are within a preset range; if not, outputting alarm information; wherein the alarm information includes the PCIE slot.
The PCIE link detection system provided in the embodiment of the present application determines the PCIE slot position of the target device by detecting a PCIE port number of the target device, and outputs the PCIE slot position when detecting that the target device fails. The PCIE slot position of the fault equipment is determined through a system command, the analysis process of maintenance personnel is replaced, the purpose of quickly identifying and positioning the fault equipment is achieved, the maintenance speed of a production line is increased, and the operation efficiency of the production line is improved.
On the basis of the above embodiment, as a preferred implementation, the target device includes an FC card.
On the basis of the foregoing embodiment, as a preferred implementation manner, the determining module 302 includes:
a first determining unit, configured to obtain a corresponding PCI ID number by using a first system command according to the PCIE port number;
and the second determining unit is used for obtaining the corresponding PCIE slot position according to the PCI ID number.
On the basis of the foregoing embodiment, as a preferred implementation manner, the determining module 303 specifically obtains the current PCIE bus bandwidth and rate by using a second system command, and determines whether the current PCIE bus bandwidth and rate are within a preset range; and if not, outputting the alarm information.
The present application further provides an electronic device, referring to fig. 4, a structure diagram of an electronic device provided in an embodiment of the present application, as shown in fig. 4, includes:
a memory 100 for storing a computer program;
the processor 200, when executing the computer program, may implement the steps provided by the above embodiments.
Specifically, the memory 100 includes a nonvolatile storage medium and an internal memory. The non-volatile storage medium stores an operating system and computer-readable instructions, and the internal memory provides an environment for the operating system and the computer-readable instructions in the non-volatile storage medium to run. The processor 200 may be a Central Processing Unit (CPU), a controller, a microcontroller, a microprocessor, or other data Processing chips in some embodiments, and provides computing and control capabilities for an electronic device, and when executing a computer program stored in the memory 100, the steps of the PCIE link detection method provided in any embodiment may be implemented.
According to the embodiment of the application, the PCIE slot position of the target equipment is determined by detecting the PCIE port number of the target equipment, and the PCIE slot position is output when the target equipment is detected to be in failure. The PCIE slot position of the fault equipment is determined through a system command, the analysis process of maintenance personnel is replaced, the purpose of quickly identifying and positioning the fault equipment is achieved, the maintenance speed of a production line is increased, and the operation efficiency of the production line is improved.
On the basis of the above embodiment, as a preferred implementation, referring to fig. 5, the electronic device further includes:
and an input interface 300 connected to the processor 200, for acquiring computer programs, parameters and instructions imported from the outside, and storing the computer programs, parameters and instructions into the memory 100 under the control of the processor 200. The input interface 300 may be connected to an input device for receiving parameters or instructions manually input by a user. The input device may be a touch layer covered on a display screen, or a button, a track ball or a touch pad arranged on a terminal shell, or a keyboard, a touch pad or a mouse, etc.
A display unit 400, connected to the processor 200, for displaying data processed by the processor 12 and for displaying a visualized user interface. The display unit 15 may be an LED display, a liquid crystal display, a touch-controlled liquid crystal display, an OLED (Organic Light-Emitting Diode) touch device, and the like.
And a network port 500 connected to the processor 200 for performing communication connection with each external terminal device. The communication technology adopted by the communication connection can be a wired communication technology or a wireless communication technology, such as a mobile high definition link (MHL) technology, a Universal Serial Bus (USB), a High Definition Multimedia Interface (HDMI), a wireless fidelity (WiFi), a bluetooth communication technology, a low power consumption bluetooth communication technology, an ieee802.11 s-based communication technology, and the like.
While FIG. 5 shows only an electronic device having the assembly 100 and 500, those skilled in the art will appreciate that the configuration shown in FIG. 5 does not constitute a limitation of the electronic device, and may include fewer or more components than shown, or some components may be combined, or a different arrangement of components.
The present application also provides a computer-readable storage medium, which may include: various media capable of storing program codes, such as a usb disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk, or an optical disk. The storage medium stores thereon a computer program, and the computer program, when executed by a processor, implements the steps of the PCIE link detection method provided in any of the above embodiments.
The embodiments are described in a progressive manner in the specification, each embodiment focuses on differences from other embodiments, and the same and similar parts among the embodiments are referred to each other. For the system disclosed by the embodiment, the description is relatively simple because the system corresponds to the method disclosed by the embodiment, and the relevant points can be referred to the method part for description. It should be noted that, for those skilled in the art, it is possible to make several improvements and modifications to the present application without departing from the principle of the present application, and such improvements and modifications also fall within the scope of the claims of the present application.
It is further noted that, in the present specification, relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
Claims (8)
1. A PCIE link detection method is characterized by comprising the following steps:
when detecting that a target device is accessed, identifying a PCIE port number corresponding to the target device;
determining a PCIE slot position corresponding to the target equipment by using a system command according to the PCIE port number;
judging whether the bandwidth and the rate of the current PCIE bus are within a preset range;
if not, outputting alarm information; wherein the alarm information comprises the PCIE slot position;
determining a PCIE slot corresponding to the target device by using a system command according to the PCIE port number includes:
obtaining a corresponding PCI ID number by utilizing a first system command according to the PCIE port number;
and determining a corresponding PCIE slot position according to the PCI ID number.
2. The PCIE link detection method of claim 1, wherein the target device comprises an FC card.
3. The PCIE link detection method according to claim 1, wherein the determining whether a current PCIE bus bandwidth and rate are within a preset range includes:
and acquiring the current PCIE bus bandwidth and rate by utilizing a second system command, and judging whether the current PCIE bus bandwidth and rate are within a preset range.
4. A PCIE link detection system, comprising:
the device comprises an identification module and a processing module, wherein the identification module is used for identifying a PCIE port number corresponding to target equipment when the access of the target equipment is detected;
a determining module, configured to determine, according to the PCIE port number, a PCIE slot corresponding to the target device by using a system command;
the judging module is used for judging whether the bandwidth and the rate of the current PCIE bus are within a preset range or not; if not, outputting alarm information; wherein the alarm information comprises the PCIE slot position;
wherein the determining module comprises:
a first determining unit, configured to obtain a corresponding PCI ID number by using a first system command according to the PCIE port number;
and the second determining unit is used for obtaining the corresponding PCIE slot position according to the PCI ID number.
5. The PCIE link detection system of claim 4, wherein the target device includes an FC card.
6. The PCIE link detection system of claim 4, wherein the determination module is specifically configured to utilize a second system command to obtain the current PCIE bus bandwidth and rate, and determine whether the current PCIE bus bandwidth and rate are within a preset range; and if not, outputting the alarm information.
7. An electronic device, comprising:
a memory for storing a computer program;
a processor configured to implement the steps of the PCIE link detection method according to any one of claims 1 to 3 when executing the computer program.
8. A computer-readable storage medium, having stored thereon a computer program which, when executed by a processor, implements the steps of the PCIE link detection method as recited in any one of claims 1 to 3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811463366.7A CN109558282B (en) | 2018-12-03 | 2018-12-03 | PCIE link detection method, system, electronic equipment and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811463366.7A CN109558282B (en) | 2018-12-03 | 2018-12-03 | PCIE link detection method, system, electronic equipment and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109558282A CN109558282A (en) | 2019-04-02 |
| CN109558282B true CN109558282B (en) | 2021-10-29 |
Family
ID=65868606
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811463366.7A Active CN109558282B (en) | 2018-12-03 | 2018-12-03 | PCIE link detection method, system, electronic equipment and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109558282B (en) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110008159A (en) * | 2019-04-11 | 2019-07-12 | 苏州浪潮智能科技有限公司 | PCIE width automatic adaptation method, device and electronic equipment and storage medium |
| CN110362435B (en) * | 2019-06-25 | 2022-07-08 | 苏州浪潮智能科技有限公司 | PCIE fault positioning method, device, equipment and medium for Purley platform server |
| CN110362438B (en) * | 2019-07-18 | 2023-05-05 | 浪潮商用机器有限公司 | Bus performance detection method, device, equipment and readable storage medium |
| CN110399267B (en) * | 2019-07-24 | 2022-11-25 | 苏州浪潮智能科技有限公司 | PCIE (peripheral component interface express) equipment monitoring method, system and equipment of server and readable storage medium |
| CN110932930B (en) * | 2019-11-13 | 2021-08-10 | 苏州浪潮智能科技有限公司 | Detection method, device and medium for server PCIE link stability |
| CN111026698B (en) * | 2019-11-20 | 2022-06-21 | 迈普通信技术股份有限公司 | Link repair method and device, electronic equipment and storage medium |
| CN111309532A (en) * | 2020-02-05 | 2020-06-19 | 浪潮电子信息产业股份有限公司 | PCIE equipment abnormity detection method, system, electronic equipment and storage medium |
| CN111740881B (en) * | 2020-06-12 | 2022-04-29 | 广东浪潮大数据研究有限公司 | Network card link detection method, system, equipment and computer storage medium |
| CN113886312A (en) * | 2020-07-02 | 2022-01-04 | 许继集团有限公司 | PCIE bus addressing method and device |
| CN111984489B (en) * | 2020-09-27 | 2023-01-10 | 苏州浪潮智能科技有限公司 | Cable transmission negotiation method, device and related components |
| CN113688087B (en) * | 2021-10-25 | 2022-02-18 | 苏州浪潮智能科技有限公司 | PCIE (peripheral component interface express) device enumeration method, system, storage medium and device |
| CN114676085B (en) * | 2022-03-25 | 2023-07-14 | 苏州浪潮智能科技有限公司 | CCIX bus control method, device and medium |
| CN117369906B (en) * | 2023-12-07 | 2024-02-09 | 成都市楠菲微电子有限公司 | Pcie verification platform, method and device, storage medium and electronic equipment |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103763129A (en) * | 2013-12-31 | 2014-04-30 | 华为技术有限公司 | PCIe equipment management method and device |
| CN105306306A (en) * | 2015-11-12 | 2016-02-03 | 姚焕根 | Link connectivity detection system and method |
| CN107122277A (en) * | 2017-05-09 | 2017-09-01 | 郑州云海信息技术有限公司 | The wrong test system of PCIERAS notes and method based on PCIE protocol analyzers |
| CN108280004A (en) * | 2018-01-22 | 2018-07-13 | 郑州云海信息技术有限公司 | A kind of SXM2 GPU link tests board and test method |
| WO2018130003A1 (en) * | 2017-01-10 | 2018-07-19 | 中兴通讯股份有限公司 | Method and apparatus for detecting external antenna, and device |
| CN108733500A (en) * | 2017-04-13 | 2018-11-02 | 阿里巴巴集团控股有限公司 | Fault Locating Method and device, the generation method of correspondence and device |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102569761B1 (en) * | 2016-10-05 | 2023-08-22 | 삼성전자주식회사 | Semiconductor device, semiconductor system and method for operating semiconductor device |
-
2018
- 2018-12-03 CN CN201811463366.7A patent/CN109558282B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103763129A (en) * | 2013-12-31 | 2014-04-30 | 华为技术有限公司 | PCIe equipment management method and device |
| CN105306306A (en) * | 2015-11-12 | 2016-02-03 | 姚焕根 | Link connectivity detection system and method |
| WO2018130003A1 (en) * | 2017-01-10 | 2018-07-19 | 中兴通讯股份有限公司 | Method and apparatus for detecting external antenna, and device |
| CN108733500A (en) * | 2017-04-13 | 2018-11-02 | 阿里巴巴集团控股有限公司 | Fault Locating Method and device, the generation method of correspondence and device |
| CN107122277A (en) * | 2017-05-09 | 2017-09-01 | 郑州云海信息技术有限公司 | The wrong test system of PCIERAS notes and method based on PCIE protocol analyzers |
| CN108280004A (en) * | 2018-01-22 | 2018-07-13 | 郑州云海信息技术有限公司 | A kind of SXM2 GPU link tests board and test method |
Non-Patent Citations (1)
| Title |
|---|
| PCIe总线物理层的设计与验证;张亮;《中国优秀硕士学位论文全文数据库信息科技辑》;20140115;I137-110 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109558282A (en) | 2019-04-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109558282B (en) | PCIE link detection method, system, electronic equipment and storage medium | |
| CN111767184A (en) | Fault diagnosis method and device, electronic equipment and storage medium | |
| EP3575975B1 (en) | Method and apparatus for operating smart network interface card | |
| CN111427803B (en) | Automated random test method, apparatus, computer device and medium | |
| US8140730B2 (en) | System reconfiguration of expansion cards | |
| US9710255B1 (en) | Updating system of firmware of complex programmable logic device and updating method thereof | |
| CN111858122A (en) | Fault detection method, device, equipment and storage medium of storage link | |
| CN111211929A (en) | Fault positioning method, fault positioning device, control equipment and intelligent equipment | |
| CN111966549A (en) | CPU pressure testing method and device of server and computer readable storage medium | |
| US20130032633A1 (en) | Chip test system | |
| CN111190791A (en) | Application exception reporting method and device and electronic equipment | |
| US20140143601A1 (en) | Debug device and debug method | |
| CN106815088A (en) | server and its debugging method | |
| CN104182290A (en) | Debugging device and debugging method | |
| CN101452417B (en) | Monitor method and monitor device thereof | |
| WO2018227475A1 (en) | Fingerprint chip detection method, device and system | |
| US10025683B2 (en) | Information processing device and computer-readable recording medium | |
| CN110825572A (en) | Method, device and system for detecting I2C equipment address and electronic equipment | |
| US9977757B2 (en) | Prevented inter-integrated circuit address conflict service system and method thereof | |
| US11397662B2 (en) | Method for debugging computer program, device employing method, and storage medium | |
| CN110596581B (en) | Prerecording storage device and online test system | |
| CN105278980B (en) | System updating method, device and server | |
| US20190179721A1 (en) | Utilizing non-volatile phase change memory in offline status and error debugging methodologies | |
| CN115016434B (en) | Bench, whole vehicle data linkage method and electronic equipment | |
| CN114942873A (en) | Capacity detection method based on full-link online pressure measurement and related equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |