CN114676085B - CCIX bus control method, device and medium - Google Patents
CCIX bus control method, device and medium Download PDFInfo
- Publication number
- CN114676085B CN114676085B CN202210302322.6A CN202210302322A CN114676085B CN 114676085 B CN114676085 B CN 114676085B CN 202210302322 A CN202210302322 A CN 202210302322A CN 114676085 B CN114676085 B CN 114676085B
- Authority
- CN
- China
- Prior art keywords
- ccix
- bus
- ccix bus
- pci
- bandwidth
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 52
- 238000004590 computer program Methods 0.000 claims description 11
- 238000011084 recovery Methods 0.000 claims description 8
- 230000005540 biological transmission Effects 0.000 abstract description 24
- 238000010586 diagram Methods 0.000 description 8
- 238000012545 processing Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 4
- 238000012546 transfer Methods 0.000 description 4
- 230000009471 action Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 239000002699 waste material Substances 0.000 description 3
- 238000013473 artificial intelligence Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000009877 rendering Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 230000001427 coherent effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010801 machine learning Methods 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0024—Peripheral component interconnect [PCI]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Abstract
The application discloses a CCIX bus control method, a device and a medium, comprising the following steps: and when the server is detected to meet the preset condition, acquiring the bandwidth demand information of the PCI devices in the server so as to determine how to allocate the CCIX bus bandwidth to each PCI device. And performing bandwidth setting on the CCIX bus according to the bandwidth demand information so as to multiplex the CCIX bus into a PCI bus, thereby improving the resource utilization rate and the data transmission speed. Therefore, the scheme provided by the application can maximally utilize the CCIX bus resources of the CPU to improve the PCI bus data transmission speed by multiplexing the CCIX bus into the PCI bus when the server meets the preset condition.
Description
Technical Field
The present application relates to the field of servers, and in particular, to a method, an apparatus, and a medium for controlling a CCIX bus.
Background
With the development of multi-core servers, the existing ARM server is generally provided with a plurality of CPUs, and data transmission is realized among different CPUs through cache consistency interconnection standards (Cache Coherent Interconnect for Accelerators, CCIX) buses applicable to accelerators, wherein the CCIX buses are data transmission modes which are expanded based on PCIe architecture and adopt layered architecture, and the data transmission speed can be greatly improved.
When an idle CPU exists in the ARM server, a CCIX bus connected with the idle CPU is also in an idle state, and therefore waste of computing resources is caused.
Therefore, how to provide a control method of the CCIX bus to improve the utilization of the CCIX bus resources between CPUs is a problem that needs to be solved by those skilled in the art.
Disclosure of Invention
The purpose of the application is to provide a CCIX bus control method, a device and a medium, so as to solve the problem of CCIX bus idling caused by CPU idling and improve the utilization rate of CCIX bus resources.
In order to solve the above technical problems, the present application provides a CCIX bus control method, including:
judging whether the working state of the CPU of the server meets the preset condition or not;
if the preset condition is met, obtaining bandwidth demand information of the PCI equipment;
and performing bandwidth setting on the CCIX bus according to the bandwidth demand information so as to multiplex the CCIX bus into a PCI bus.
Preferably, the preset conditions include:
detecting the presence of the CCIX bus in an idle state;
or detects a CCIX bus control command sent by the BIOS.
Preferably, if it is detected that the CCIX bus is in an idle state, before the step of performing bandwidth setting on the CCIX bus according to the bandwidth requirement information, the method further includes:
judging whether the CCIX bus in an idle state is connected with the PCI equipment or not;
if the CCIX bus is connected with the PCI equipment, executing the step of setting the bandwidth of the CCIX bus according to the bandwidth demand information;
and if the CCIX bus is not connected with the PCI device, controlling the switching unit to enable the CCIX bus to be connected with the PCI device, and executing the step of setting the bandwidth of the CCIX bus according to the bandwidth demand information.
Preferably, the performing bandwidth setting on the CCIX bus according to the bandwidth requirement information includes:
obtaining split setting information of the CCIX bus according to a Riser card connected with the CCIX bus;
and splitting the CCIX bus according to the splitting setting information.
Preferably, after the step of performing bandwidth setting on the CCIX bus according to the bandwidth requirement information, the method further includes:
when the PCI equipment is detected to be in an idle state or a recovery instruction is acquired;
and controlling the switching unit to disconnect the CCIX bus from the PCI device and connect the CCIX bus with the CPU.
Preferably, the switching unit is a jumper cap.
In order to solve the above technical problem, the present application further provides a CCIX bus control device, including:
the judging module is used for judging whether the server meets preset conditions or not;
the acquisition module is used for acquiring bandwidth demand information of the PCI equipment if the preset condition is met;
and the setting module is used for carrying out bandwidth setting on the CCIX bus according to the bandwidth demand information so as to multiplex the CCIX bus into a PCI bus.
Preferably, the system further comprises a switching module for switching the operation mode of the mobile terminal to the operation mode of the mobile terminal before executing the acquisition module,
judging whether the CCIX bus in an idle state is connected with the PCI equipment or not;
if the PCI device is connected with the PCI device, executing the setting module;
and if the CCIX bus is not connected with the PCI device, controlling the switching unit to connect the CCIX bus with the PCI device, and executing the setting module.
In order to solve the technical problem, the present application further provides a CCIX bus control device, including a memory for storing a computer program;
and the processor is used for realizing the steps of the CCIX bus control method when executing the computer program.
To solve the above technical problem, the present application further provides a computer readable storage medium, where a computer program is stored, and the computer program realizes the steps of the CCIX bus control method when executed by a processor.
The application provides a CCIX bus control method, which comprises the following steps: and when the server is detected to meet the preset condition, acquiring the bandwidth demand information of the PCI devices in the server so as to determine how to allocate the CCIX bus bandwidth to each PCI device. And performing bandwidth setting on the CCIX bus according to the bandwidth demand information so as to multiplex the CCIX bus into a PCI bus, thereby improving the resource utilization rate and the data transmission speed. Therefore, the scheme provided by the application can maximally utilize the CCIX bus resources of the CPU to improve the PCI bus data transmission speed by multiplexing the CCIX bus into the PCI bus when the server meets the preset condition.
In addition, the application also provides a CCIX bus control device and a medium, which correspond to the method and have the same effects.
Drawings
For a clearer description of the embodiments of the present application, the drawings that are needed in the embodiments will be briefly described, it being apparent that the drawings in the following description are only some embodiments of the present application, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is a flowchart of a CCIX bus control method according to an embodiment of the present application;
fig. 2 (a) is a block diagram of a CCIX bus control device according to an embodiment of the present application;
FIG. 2 (b) is a block diagram of another CCIX bus control device according to an embodiment of the present application;
FIG. 3 is a block diagram of another CCIX bus control device according to an embodiment of the present application;
fig. 4 is a block diagram of another CCIX bus control device according to an embodiment of the present application.
Detailed Description
The following description of the technical solutions in the embodiments of the present application will be made clearly and completely with reference to the drawings in the embodiments of the present application, and it is apparent that the described embodiments are only some embodiments of the present application, but not all embodiments. All other embodiments obtained by those skilled in the art based on the embodiments herein without making any inventive effort are intended to fall within the scope of the present application.
The core of the application is to provide a CCIX bus control method, a device and a medium, so as to solve the problem of bus resource waste caused by idle CCIX bus and improve the utilization rate of the CCIX bus.
In order to provide a better understanding of the present application, those skilled in the art will now make further details of the present application with reference to the drawings and detailed description.
In the ARM server operating scenario, there are multiple CPUs in the ARM server to perform computing tasks more quickly. The CPU is connected with other devices by adopting a CCIX bus to realize data transmission, and the CPU is connected with other devices by adopting a peripheral component interconnect standard (Peripheral Component Interconnect, PCI) bus, and the CCIX bus is established on the basis of PCIe specification and can be compatible with the PCIe specification. And compared with PCI bus, CCIX bus transmission speed is faster, can improve transmission rate to 25GT/s. However, when there are uninstalled CPUs or CPUs in an idle state, the CCIX bus connected to these CPUs is also in an idle state, resulting in waste of bus resources. In order to maximize the utilization of CCIX bus resources and improve the data transmission speed between different devices in a server, the application provides a CCIX bus control method, and when the fact that the server meets preset conditions is detected, bandwidth demand information of PCI devices in the server is acquired so as to determine how to allocate the CCIX bus bandwidth to each PCI device. And performing bandwidth setting on the CCIX bus according to the bandwidth demand information so as to multiplex the CCIX bus into a PCI bus, thereby improving the resource utilization rate and the data transmission speed. Therefore, the scheme provided by the application can maximally utilize the CCIX bus resources of the CPU to improve the PCI bus data transmission speed by multiplexing the CCIX bus into the PCI bus when the server meets the preset condition.
Fig. 1 is a flowchart of a method for controlling a CCIX bus according to an embodiment of the present application, as shown in fig. 1, where the method includes:
s10: and judging whether the working state of the CPU of the server meets the preset condition.
In particular implementations, a CCIX bus is typically used to enable the transfer of data between devices. The advantage of the CCIX bus protocol is its compatibility with PCI Express, which can be passed through the PCI Express link with little or no modification, as the CCIX bus protocol builds on the basis of the PCI Express specification. Further, the CCIX bus protocol may transfer data through any PCI Express link that runs at 8GT/s or faster, the maximum data rate specified by the PCI Express 4.0 protocol is 16GT/s, while the CCIX bus protocol may be used to achieve the highest mutually supported PCI Express speed by increasing the transmission rate to 25GT/s, one CCIX link may reach 100GB/s under the same conditions, and two CCIX components communicating with each other may be initialized (typically a hardware autonomous process) through the normal PCI Express link.
In order to maximize the utilization of the CCIX bus resources and improve the data transmission speed of the server system, when the working state of the server meets the preset condition, for example, the CCIX bus is in an idle state or a CPU connected with the CCIX bus is in an idle state or the CPU is not installed, or a CCIX bus control command sent by the BIOS is detected, so as to control the multiplexing of the CCIX bus. Otherwise, the CCIX bus of the surface is in a normal working state, and multiplexing the CCIX bus into the PCI bus is forced to influence the data transmission speed and even cause data loss, so that the normal working of the server is influenced.
S11: and if the preset condition is met, obtaining the bandwidth demand information of the PCI equipment.
When the working state of the server is detected to meet the preset condition, the surface needs to multiplex the CCIX bus into the PCI bus so as to improve the data transmission speed of the PCI device. Since a plurality of PCI devices exist in the server and the importance degree and the working state of each PCI device are different, in order to increase the data read-write speed of the system as much as possible, the bandwidth demand information of different PCI devices and the importance degree of the current task of the PCI device need to be determined, so that the CCIX bus bandwidth is allocated to each PCI device.
It can be understood that the bandwidth demand information of the PCI device can be obtained through the bandwidth test script, and the bandwidth demand information of the PCI device can also be obtained through a table look-up method, the former method is more accurate, the second method is simpler and faster, and the method for obtaining the bandwidth demand information is not limited in the application.
In a specific implementation, determining the importance of the current task of the PCI device includes: and calculating the importance degree of the current task according to the transmitted data quantity of the current task executed by the PCI device and the weight corresponding to the task.
S12: and performing bandwidth setting on the CCIX bus according to the bandwidth requirement information so as to multiplex the CCIX bus into a PCI bus.
When multiplexing the CCIX bus into the PCI bus, bandwidth setting needs to be performed on the CCIX bus according to the bandwidth requirement information, and the CCIX bus is split into buses with different bandwidths to be multiplexed into the PCI bus. Typically, the CCIX bus may be split into buses with bandwidths X4, X8, X16, respectively.
It will be appreciated that the CCIX bus is typically used for data transfer between CPUs, i.e. both ends of the CCIX bus are connected to the CPUs, and therefore when the CCIX bus is connected to the CPUs and the CCIX bus needs to be multiplexed, the CCIX bus needs to be disconnected from the CPUs and connected to PCI devices that need to allocate bandwidth.
Fig. 2 (a) is a block diagram of a CCIX bus control device according to an embodiment of the present application, and fig. 2 (b) is a block diagram of another CCIX bus control device according to an embodiment of the present application, where, as shown in fig. 2 (a), when the CCIX bus is in a connection state with the CPU1, the CCIX bus is switched to be connected with the PCI device by a switching unit 2 (e.g., a jumper cap). As shown in fig. 2 (b), when the CPU1 is not installed or the CPU1 is in an idle state, the CCIX bus is directly multiplexed into the PCI bus through the BIOS system, so as to increase the data transmission speed of the PCI device.
The application provides a CCIX bus control method, which comprises the following steps: and when the server is detected to meet the preset condition, acquiring the bandwidth demand information of the PCI devices in the server so as to determine how to allocate the CCIX bus bandwidth to each PCI device. And performing bandwidth setting on the CCIX bus according to the bandwidth demand information so as to multiplex the CCIX bus into a PCI bus, thereby improving the resource utilization rate and the data transmission speed. Therefore, the scheme provided by the application can maximally utilize the CCIX bus resources of the CPU to improve the PCI bus data transmission speed by multiplexing the CCIX bus into the PCI bus when the server meets the preset condition.
In a specific implementation, when the CCIX bus needs to be multiplexed into the PCI bus, it needs to be ensured that the multiplexing operation does not affect the normal transmission of data in the system. Therefore, it is necessary that the multiplexing operation can be performed when the server operation state satisfies a preset condition.
On the basis of the above embodiment, the preset conditions include:
detecting the existence of a CCIX bus in an idle state;
or detects a CCIX bus control command sent by the BIOS.
It will be appreciated that servers typically have multiple CPU slots for installing multiple CPUs to perform work tasks. However, when the performance requirement on the server is low, only a single CPU may be installed in the multi-CPU server, and the CCIX bus in the server is in an idle state. In addition, when the CPU connected to the CCIX bus is in an idle state, the amount of data transferred by the CCIX bus is lower than the preset amount of data, and the CCIX bus may be determined to be in an idle state.
Further, in implementations where there may be a PCI device task emergency, control commands need to be sent through the BIOS to force multiplexing of the CCIX bus to the PCI bus. In this case, the BIOS is required to determine the CCIX bus information from the Riser card connected to the CCIX and split the CCIX bus.
In this embodiment, the preset condition is set to detect that there is a CCIX bus in an idle state; or detects a CCIX bus control command sent by the BIOS. The server can work normally when multiplexing the CCIX bus, and the stability and reliability of the system are improved.
In implementations, since the CCIX bus is typically used for CPU interconnect and data transfer, the CCIX bus is typically connected to the CPU, in which case the CCIX bus cannot be multiplexed into the PCI bus only by programming. In order to solve the problem, on the basis of the above embodiment, if it is detected that there is a CCIX bus in an idle state, before the step of performing bandwidth setting on the CCIX bus according to the bandwidth requirement information, the method further includes:
judging whether the CCIX bus in an idle state is connected with PCI equipment or not;
if the CCIX bus is connected with PCI equipment, executing the step of setting the bandwidth of the CCIX bus according to the bandwidth demand information;
if the connection with the PCI device is not performed, the control switching unit connects the CCIX bus with the PCI device and performs the step of performing bandwidth setting on the CCIX bus according to the bandwidth demand information.
In an implementation, the CCIX bus is actively disconnected from the CPU and connected to the PCI device by a switching unit. In a specific implementation, the switching unit may be an electronic switch or a jumper cap. For example, when the switching unit is a jumper cap, the jumper cap is switched from the CCIX link to the PCI link by the control unit for use to achieve multiplexing of the CCIX bus.
As a preferred embodiment, after the step of performing bandwidth setting on the CCIX bus according to the bandwidth requirement information, the method further includes:
when PCI equipment is detected to be in an idle state or a recovery instruction is acquired;
the control switching unit disconnects the CCIX bus from the PCI device and connects to the CPU.
When PCI equipment connected with the multiplexing CCIX bus is in an idle state (namely, the data transmission quantity is smaller than the data threshold value) or a server system acquires a recovery instruction, the control switching unit disconnects the CCIX bus from the PCI equipment and connects the PCI equipment with the CPU so as to finish multiplexing the CCIX bus.
In this embodiment, by detecting whether the CCIX bus is connected to the PCI device, if not, the CCIX bus is connected to the PCI device by using the switching unit, so as to ensure that the CCIX bus multiplexing operation is performed normally, and improve the stability of the CCIX bus multiplexing method. Meanwhile, when the PCI equipment is detected to be in an idle state or a recovery instruction is acquired, multiplexing of the CCIX bus is stopped, and stability and reliability of the server system are improved.
As a preferred embodiment, the bandwidth setting of the CCIX bus according to the bandwidth requirement information includes:
obtaining split setting information of the CCIX bus according to a Riser card connected with the CCIX bus;
and splitting the CCIX bus according to the splitting setting information.
In a specific implementation, the CCIX bus is split to improve different bandwidths for different PCI devices, and typically, the CCIX bus is split into buses with bandwidths of X4, X8, and X16, so as to improve the speed of sending and receiving data by the PCI devices.
In the above embodiments, the details of the CCIX bus control method are described, and the present application further provides corresponding embodiments of the CCIX bus control device. It should be noted that the present application describes an embodiment of the device portion from two angles, one based on the angle of the functional module and the other based on the angle of the hardware.
Fig. 3 is a block diagram of another CCIX bus control device according to an embodiment of the present application, as shown in fig. 3, where the device includes:
a judging module 10, configured to judge whether the server meets a preset condition;
an obtaining module 11, configured to obtain bandwidth requirement information of the PCI device if a preset condition is satisfied;
the setting module 12 is configured to perform bandwidth setting on the CCIX bus according to the bandwidth requirement information, so as to multiplex the CCIX bus into a PCI bus.
In addition, the CCIX bus control device provided in this embodiment further includes: and the switching module and the recovery module.
The switching module is used for judging whether the CCIX bus in an idle state is connected with the PCI device or not before the acquisition module is executed; if the PCI device is connected with the PCI device, executing a setting module; if the CCIX bus is not connected with the PCI device, the switching unit is controlled to connect the CCIX bus with the PCI device, and the setting module is executed; thereby ensuring that the CCIX multiplexing operation is performed normally.
The recovery module is used for detecting that the PCI equipment is in an idle state or acquiring a recovery instruction; the control switching unit disconnects the CCIX bus from the PCI device and connects to the CPU.
Since the embodiments of the apparatus portion and the embodiments of the method portion correspond to each other, the embodiments of the apparatus portion are referred to the description of the embodiments of the method portion, and are not repeated herein.
The present embodiment provides a CCIX bus control device, including: and when the server is detected to meet the preset condition, acquiring the bandwidth demand information of the PCI devices in the server so as to determine how to allocate the CCIX bus bandwidth to each PCI device. And performing bandwidth setting on the CCIX bus according to the bandwidth demand information so as to multiplex the CCIX bus into a PCI bus, thereby improving the resource utilization rate and the data transmission speed. Therefore, the device provided by the application can maximally utilize the CCIX bus resources of the CPU to improve the PCI bus data transmission speed by multiplexing the CCIX bus into the PCI bus when the server meets the preset condition.
Fig. 4 is a block diagram of another CCIX bus control device according to an embodiment of the present application, and as shown in fig. 4, the CCIX bus control device includes: a memory 20 for storing a computer program;
a processor 21 for implementing the steps of the method for obtaining the operating state of the server according to the above embodiment when executing the computer program.
The server provided in this embodiment may include, but is not limited to, a smart phone, a tablet computer, a notebook computer, a desktop computer, or the like.
Processor 21 may include one or more processing cores, such as a 4-core processor, an 8-core processor, etc. The processor 21 may be implemented in hardware in at least one of a digital signal processor (Digital Signal Processor, DSP), a Field programmable gate array (Field-Programmable Gate Array, FPGA), a programmable logic array (Programmable Logic Array, PLA). The processor 21 may also comprise a main processor, which is a processor for processing data in an awake state, also called central processor (Central Processing Unit, CPU), and a coprocessor; a coprocessor is a low-power processor for processing data in a standby state. In some embodiments, the processor 21 may be integrated with an image processor (Graphics Processing Unit, GPU) for taking care of rendering and rendering of the content that the display screen is required to display. In some embodiments, the processor 21 may also include an artificial intelligence (Artificial Intelligence, AI) processor for processing computing operations related to machine learning.
Memory 20 may include one or more computer-readable storage media, which may be non-transitory. Memory 20 may also include high-speed random access memory, as well as non-volatile memory, such as one or more magnetic disk storage devices, flash memory storage devices. In this embodiment, the memory 20 is at least used for storing a computer program 201, which, when loaded and executed by the processor 21, is capable of implementing the relevant steps of the CCIX bus control method disclosed in any one of the foregoing embodiments. In addition, the resources stored in the memory 20 may further include an operating system 202, data 203, and the like, where the storage manner may be transient storage or permanent storage. The operating system 202 may include Windows, unix, linux, among others. The data 203 may include, but is not limited to, server operating status, etc.
In some embodiments, the CCIX bus control device may further include a display 22, an input/output interface 23, a communication interface 24, a power supply 25, and a communication bus 26.
Those skilled in the art will appreciate that the configuration shown in fig. 4 is not limiting of the CCIX bus control device and may include more or fewer components than shown.
The CCIX bus control device provided by the embodiment of the application comprises a memory and a processor, wherein the processor can realize the following method when executing a program stored in the memory:
judging whether the working state of the CPU of the server meets the preset condition or not;
if the preset condition is met, obtaining bandwidth demand information of the PCI equipment;
and performing bandwidth setting on the CCIX bus according to the bandwidth requirement information so as to multiplex the CCIX bus into a PCI bus.
Finally, the present application also provides a corresponding embodiment of the computer readable storage medium. The computer-readable storage medium has stored thereon a computer program which, when executed by a processor, performs the steps as described in the method embodiments above.
It will be appreciated that the methods of the above embodiments, if implemented in the form of software functional units and sold or used as stand-alone products, may be stored on a computer readable storage medium. With such understanding, the technical solution of the present application, or a part contributing to the prior art or all or part of the technical solution, may be embodied in the form of a software product stored in a storage medium, performing all or part of the steps of the method described in the various embodiments of the present application. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a random access Memory (Random Access Memory, RAM), a magnetic disk, or an optical disk, or other various media capable of storing program codes.
The method, the device and the medium for controlling the CCIX bus provided by the application are described in detail above. In the description, each embodiment is described in a progressive manner, and each embodiment is mainly described by the differences from other embodiments, so that the same similar parts among the embodiments are mutually referred. For the device disclosed in the embodiment, since it corresponds to the method disclosed in the embodiment, the description is relatively simple, and the relevant points refer to the description of the method section. It should be noted that it would be obvious to those skilled in the art that various improvements and modifications can be made to the present application without departing from the principles of the present application, and such improvements and modifications fall within the scope of the claims of the present application.
It should also be noted that in this specification, relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
Claims (7)
1. A CCIX bus control method, comprising:
judging whether the working state of the CPU of the server meets the preset condition or not;
if the preset condition is met, obtaining bandwidth demand information of the PCI equipment;
performing bandwidth setting on the CCIX bus according to the bandwidth demand information so as to multiplex the CCIX bus into a PCI bus;
the preset conditions include:
detecting the presence of the CCIX bus in an idle state;
or detecting a CCIX bus control instruction sent by the BIOS;
if the CCIX bus in the idle state is detected, before the step of performing bandwidth setting on the CCIX bus according to the bandwidth requirement information, the method further comprises:
judging whether the CCIX bus in an idle state is connected with the PCI equipment or not;
if the CCIX bus is connected with the PCI equipment, executing the step of setting the bandwidth of the CCIX bus according to the bandwidth demand information;
and if the CCIX bus is not connected with the PCI device, controlling the switching unit to enable the CCIX bus to be connected with the PCI device, and executing the step of setting the bandwidth of the CCIX bus according to the bandwidth demand information.
2. The CCIX bus control method of claim 1 wherein said bandwidth setting the CCIX bus according to the bandwidth requirement information includes:
obtaining split setting information of the CCIX bus according to a Riser card connected with the CCIX bus;
and splitting the CCIX bus according to the splitting setting information.
3. The CCIX bus control method according to claim 1, further comprising, after the step of performing bandwidth setting on the CCIX bus according to the bandwidth requirement information:
when the PCI equipment is detected to be in an idle state or a recovery instruction is acquired;
and controlling the switching unit to disconnect the CCIX bus from the PCI device and connect the CCIX bus with the CPU.
4. A CCIX bus control method according to claim 3 wherein the switching unit is a jumper cap.
5. A CCIX bus control device, comprising:
the judging module is used for judging whether the server meets preset conditions or not; the preset condition comprises detecting that the CCIX bus in an idle state exists; or detecting a CCIX bus control instruction sent by the BIOS;
the acquisition module is used for acquiring bandwidth demand information of the PCI equipment if the preset condition is met;
the setting module is used for carrying out bandwidth setting on the CCIX bus according to the bandwidth demand information so as to multiplex the CCIX bus into a PCI bus;
and a switching module for switching the acquisition module to the switching mode,
judging whether the CCIX bus in an idle state is connected with the PCI equipment or not;
if the PCI device is connected with the PCI device, executing the setting module;
and if the CCIX bus is not connected with the PCI device, controlling the switching unit to connect the CCIX bus with the PCI device, and executing the setting module.
6. A CCIX bus control device comprising a memory for storing a computer program;
a processor for implementing the steps of the CCIX bus control method according to any one of claims 1 to 4 when executing said computer program.
7. A computer readable storage medium, characterized in that the computer readable storage medium has stored thereon a computer program which, when executed by a processor, implements the steps of the CCIX bus control method according to any one of claims 1 to 4.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210302322.6A CN114676085B (en) | 2022-03-25 | 2022-03-25 | CCIX bus control method, device and medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210302322.6A CN114676085B (en) | 2022-03-25 | 2022-03-25 | CCIX bus control method, device and medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114676085A CN114676085A (en) | 2022-06-28 |
| CN114676085B true CN114676085B (en) | 2023-07-14 |
Family
ID=82076662
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210302322.6A Active CN114676085B (en) | 2022-03-25 | 2022-03-25 | CCIX bus control method, device and medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114676085B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109075230A (en) * | 2016-04-26 | 2018-12-21 | 西铁城电子株式会社 | Light emitting device |
| CN109558282A (en) * | 2018-12-03 | 2019-04-02 | 郑州云海信息技术有限公司 | A kind of PCIE chain circuit detecting method, system and electronic equipment and storage medium |
| CN112433596A (en) * | 2020-11-27 | 2021-03-02 | 海光信息技术股份有限公司 | Link width adjusting method, device, equipment and storage medium |
-
2022
- 2022-03-25 CN CN202210302322.6A patent/CN114676085B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109075230A (en) * | 2016-04-26 | 2018-12-21 | 西铁城电子株式会社 | Light emitting device |
| CN109558282A (en) * | 2018-12-03 | 2019-04-02 | 郑州云海信息技术有限公司 | A kind of PCIE chain circuit detecting method, system and electronic equipment and storage medium |
| CN112433596A (en) * | 2020-11-27 | 2021-03-02 | 海光信息技术股份有限公司 | Link width adjusting method, device, equipment and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114676085A (en) | 2022-06-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9477632B2 (en) | Access proxy for accessing peripheral component interconnect express endpoint device, PCIe exchanger and computer system | |
| CN111901164B (en) | Adaptive control method, device, equipment and system of OCP NIC network card | |
| JPH04263349A (en) | Apparatus and method for loading bios into computer from remote memory position | |
| US20140280960A1 (en) | Methods and apparatus for dynamically allocating devices between multiple controllers | |
| US10572434B2 (en) | Intelligent certificate discovery in physical and virtualized networks | |
| US11474853B2 (en) | Storage device operation method and physical server | |
| CN109947682B (en) | Server mainboard and server | |
| US20230350831A1 (en) | Bandwidth allocation method and apparatus for pcie external plug-in card, and device and storage medium | |
| CN111857840A (en) | BIOS starting method and device | |
| CN111736867A (en) | FPGA updating device, method and storage medium | |
| CN112732616A (en) | BMC starting method, device and equipment based on SPI controller | |
| WO2017166997A1 (en) | Inic-side exception handling method and device | |
| CN116644011B (en) | Quick identification method, device and equipment of I2C equipment and storage medium | |
| CN114676085B (en) | CCIX bus control method, device and medium | |
| CN108108314B (en) | Exchanger system | |
| CN107729039B (en) | Loading mode selection circuit of embedded operating system | |
| CN111427806A (en) | Method for sharing serial port by dual-core AMP system, storage medium and intelligent terminal | |
| CN111414201A (en) | PCIe card loading method, device, equipment and storage medium | |
| CN111338861B (en) | RSS-based network card performance test method, device, equipment and storage medium | |
| CN114301927B (en) | Main node selection method, device and medium in distributed system | |
| CN113014402B (en) | Power management method, main controller and device | |
| CN114265627A (en) | Method, system and device for modifying BIOS parameter to adapt to intelligent network card | |
| CN116302754A (en) | Solid state disk detection method, system, device and storage medium | |
| US20210286744A1 (en) | Programmable input/output port | |
| CN115390759A (en) | Hard disk expansion system and control method, device and medium thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |