CN109410824A - Display device drive system and display-apparatus driving method - Google Patents
Display device drive system and display-apparatus driving method Download PDFInfo
- Publication number
- CN109410824A CN109410824A CN201811618442.7A CN201811618442A CN109410824A CN 109410824 A CN109410824 A CN 109410824A CN 201811618442 A CN201811618442 A CN 201811618442A CN 109410824 A CN109410824 A CN 109410824A
- Authority
- CN
- China
- Prior art keywords
- switch module
- bus
- output end
- electrically connected
- field
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
Abstract
The present invention provides a kind of display device drive system and display-apparatus driving method.System on Chip/SoC is electrically connected through the input terminal of the first I2C bus and switch module in display device drive system of the invention, control panel is electrically connected through the output end of the 2nd I2C bus and switch module, the control terminal incoming control signal of switch module, when controlling signal is preset first current potential, switch module is inputted end and output end is electrically connected for the first I2C bus and the 2nd I2C bus to be electrically connected, when controlling signal is preset second current potential, switch module is inputted end and output end disconnects disconnecting the first I2C bus and the 2nd I2C bus, can timesharing the first I2C bus is connected or disconnected with the 2nd I2C bus, to while guaranteeing effective communication between System on Chip/SoC and control panel, when the first I2C bus and the 2nd I2C bus being avoided to work independently Signal interferes with each other.
Description
Technical field
The present invention relates to field of display technology more particularly to a kind of display device drive system and display device driving sides
Method.
Background technique
With the development of display technology, the planes such as liquid crystal display (Liquid Crystal Display, LCD) display dress
It sets because having many advantages, such as that high image quality, power saving, fuselage is thin and has a wide range of application, and is widely used in mobile phone, TV, a number
The various consumer electrical products such as word assistant, digital camera, laptop, desktop computer, become the master in display device
Stream.
Panel display apparatus generally comprises display panel and external drive circuit, and external drive circuit generally comprises control panel
(CB) and System on Chip/SoC (SOC), control panel are equipped with the components such as sequence controller (TCON) and power management chip (PMIC).
Control panel (CB) is connect with control panel integrated circuit (I2C) bus, and control panel I2C bus connects sequence controller and power supply pipe
Chip is managed, for existing power management chip in order to save size, inside is not provided with memory module, running parameter (code) storage
It is inner in the external flash (flash) being connect with sequence controller, since control panel I2C bus is by sequence controller and power management
Chip connection, therefore when work, sequence controller can read the code of flash memory storage and by control panel I2C bus transfer
Into power management chip for its use, error is read in order to prevent, this process is generally in the frame blanking of display device
(blanking) time carries out, and when progress can occupy always control panel I2C bus.At the same time, System on Chip/SoC and System on Chip/SoC
The connection of I2C bus, System on Chip/SoC I2C bus needs are directly connected to control panel I2C bus, so that System on Chip/SoC can utilize
The System on Chip/SoC I2C bus and control panel I2C bus of connection are communicated with control panel, to be adjusted flashing (flicker)
Operation.It, may generation system core at certain moment since System on Chip/SoC I2C bus and control panel I2C bus are connected directly
The case where signal on signal and control panel I2C bus in piece I2C bus interferes with each other, influences effective biography of signal
It is defeated.
Summary of the invention
The purpose of the present invention is to provide a kind of display device drive system, can timesharing by the first I2C bus and second
I2C bus connects or disconnects, to avoid the first I2C total while guaranteeing effective communication between System on Chip/SoC and control panel
Signal interferes with each other when line and the 2nd I2C bus work independently.
Another object of the present invention is to provide a kind of display-apparatus driving method, can timesharing by the first I2C bus with
2nd I2C bus connects or disconnects, to avoid first while guaranteeing effective communication between System on Chip/SoC and control panel
Signal interferes with each other when I2C bus and the 2nd I2C bus work independently.
To achieve the above object, present invention firstly provides a kind of display device drive systems, including System on Chip/SoC, control
Plate, switch module, the first I2C bus and the 2nd I2C bus；
The System on Chip/SoC is electrically connected through the input terminal of the first I2C bus and switch module, and the control panel is through second
The output end of I2C bus and switch module is electrically connected, the control terminal incoming control signal of the switch module；
When the control signal is preset first current potential, switch module is inputted end and output end is electrically connected,
To which the first I2C bus and the 2nd I2C bus are electrically connected；When the control signal is preset second current potential, switch
Module is inputted end and output end disconnects, so that the first I2C bus and the 2nd I2C bus be disconnected.
The control panel includes ontology and sequence controller and power management chip on ontology；2nd I2C
Bus is electrically connected with sequence controller and power management chip.
The first I2C bus includes the first serial data line and the first serial time clock line；The input of the switch module
End includes first input end and the second input terminal；First serial data line and the first serial time clock line are inputted with first respectively
End and the second input terminal are electrically connected；
The 2nd I2C bus includes the second serial data line and the second serial time clock line；The output of the switch module
End includes the first output end and second output terminal；Second serial data line and the second serial time clock line are exported with first respectively
End and second output terminal are electrically connected.
When the control signal is preset first current potential, switch module connects its first input end and the first output end
It connects, and its second input terminal is connect with second output terminal；When the control signal is preset second current potential, switch module
Its first input end and the first output end are disconnected, and its second input terminal and second output terminal are disconnected.
The switch module includes the first sub switch module and the second sub switch module；The control of the first sub switch module
The control terminal of end processed and the second sub switch module is the control terminal of switch module；The input terminal of the first sub switch module and defeated
Outlet is respectively the first input end and the first output end of switch module；The input terminal and output end of the second sub switch module
Respectively the second input terminal and second output terminal of switch module.
When the control signal is preset first current potential, the first sub switch module is inputted end and output end connects
It connects, the second sub switch module is inputted end and connect with output end；When the control signal is preset second current potential, first
Sub switch module is inputted end and output end disconnects, and the second sub switch module is inputted end and output end disconnects.
The first sub switch module includes the first field-effect tube and the second field-effect tube, the grid of first field-effect tube
The control terminal that the grid of pole and the second field-effect tube is electrically connected as the first sub switch module, source electrode are the first sub switch module
Input terminal, drain electrode are electrically connected the drain electrode of the second field-effect tube, and the source electrode of second field-effect tube is the first sub switch module
Output end；
The second sub switch module includes third field-effect tube and the 4th field-effect tube, the grid of the third field-effect tube
The control terminal that the grid of pole and the 4th field-effect tube is electrically connected as the second sub switch module, source electrode are the second sub switch module
Input terminal, drain electrode are electrically connected the drain electrode of the 4th field-effect tube, and the source electrode of the 4th field-effect tube is the second sub switch module
Output end.
First field-effect tube, the second field-effect tube, third field-effect tube and the 4th field-effect tube are N-type field-effect
Pipe.
Preset first current potential is high potential, and preset second current potential is low potential.
The present invention also provides a kind of display-apparatus driving methods, are applied to above-mentioned display device drive system, comprising:
The control signal is preset first current potential, and switch module is inputted end and output end is electrically connected, thus
First I2C bus and the 2nd I2C bus are electrically connected；
The control signal is preset second current potential, and switch module is inputted end and output end and disconnects, thus by the
One I2C bus and the 2nd I2C bus disconnect.
Beneficial effects of the present invention: in display device drive system of the invention System on Chip/SoC through the first I2C bus with open
The input terminal for closing module is electrically connected, and control panel is electrically connected through the output end of the 2nd I2C bus and switch module, switch module
Control terminal incoming control signal, when control signal be preset first current potential when, switch module is inputted end and output end
It is electrically connected to which the first I2C bus and the 2nd I2C bus to be electrically connected, when controlling signal is preset second current potential,
Switch module is inputted end and output end and disconnects to disconnect the first I2C bus and the 2nd I2C bus, can timesharing by the
One I2C bus is connected or disconnected with the 2nd I2C bus, thus guaranteeing the same of effective communication between System on Chip/SoC and control panel
When, signal interferes with each other when the first I2C bus and the 2nd I2C bus being avoided to work independently.Display device driving side of the invention
Method can timesharing the first I2C bus is connected or disconnected with the 2nd I2C bus, thus guaranteeing between System on Chip/SoC and control panel
While effective communication, signal is interfered with each other when the first I2C bus and the 2nd I2C bus being avoided to work independently.
Detailed description of the invention
For further understanding of the features and technical contents of the present invention, it please refers to below in connection with of the invention detailed
Illustrate and attached drawing, however, the drawings only provide reference and explanation, is not intended to limit the present invention.
In attached drawing,
Fig. 1 is the structural schematic diagram of display device drive system of the invention；
Fig. 2 is the flow chart of display-apparatus driving method of the invention；
Fig. 3 is the timing diagram of the step S1 of display-apparatus driving method of the invention；
Fig. 4 is the timing diagram of the step S2 of display-apparatus driving method of the invention.
Specific embodiment
Further to illustrate technological means and its effect adopted by the present invention, below in conjunction with preferred implementation of the invention
Example and its attached drawing are described in detail.
Referring to Fig. 1, the present invention provides a kind of display device drive system, including System on Chip/SoC 10, control panel 20, switch
Module 30, the first I2C bus 40 and the 2nd I2C bus 50.
The System on Chip/SoC 10 is electrically connected through the first I2C bus 40 and the input terminal of switch module 30, the control panel
20 are electrically connected through the 2nd I2C bus 50 and the output end of switch module 30, and the control terminal of the switch module 30 accesses control
Signal WP.
When the control signal WP is preset first current potential, switch module 30 is inputted end and electrically connects with output end
It connects, so that the first I2C bus 40 is electrically connected with the 2nd I2C bus 50.When the control signal WP is preset second electricity
When position, switch module 30 is inputted end and output end disconnects, so that the first I2C bus 40 be disconnected with the 2nd I2C bus 50.
Specifically, the control panel 20 includes ontology 21 and sequence controller 22 and power management core on ontology 21
Piece 23.The 2nd I2C bus 50 is electrically connected with sequence controller 22 and power management chip 23.
Specifically, the first I2C bus 40 includes the first serial data line SDA_S and the first serial time clock line SCL_S.
The input terminal of the switch module 30 includes first input end and the second input terminal.The first serial data line SDA_S and
One serial time clock line SCL_S is electrically connected with first input end and the second input terminal respectively.The 2nd I2C bus 50 includes the
Two serial data line SDA_C and the second serial time clock line SCL_C.The output end of the switch module 30 include the first output end and
Second output terminal.The second serial data line SDA_C and the second serial time clock line SCL_C respectively with the first output end and second
Output end is electrically connected.When the control signal WP be preset first current potential when, switch module 30 by its first input end with
The connection of first output end, and its second input terminal is connect with second output terminal.When the control signal WP is preset second
When current potential, switch module 30 disconnects its first input end and the first output end, and by its second input terminal and second output terminal
It disconnects.
Further, the switch module 30 includes the first sub switch module 31 and the second sub switch module 32.Described
The control terminal of the control terminal of one sub switch module 31 and the second sub switch module 32 is the control terminal of switch module 30.Described first
The input terminal and output end of sub switch module 31 are respectively the first input end and the first output end of switch module 30.Described second
The input terminal and output end of sub switch module 32 are respectively the second input terminal and second output terminal of switch module 30.When the control
When signal WP processed is preset first current potential, the first sub switch module 31 is inputted end and connect with output end, the second sub switch
Module 32 is inputted end and connect with output end.When the control signal WP is preset second current potential, the first sub switch mould
Block 31 is inputted end and output end disconnects, and the second sub switch module 32 is inputted end and output end disconnects.
Specifically, in the embodiment shown in fig. 1, the first sub switch module 31 includes the first field-effect tube Q1 and the
It is that the first son is opened that the grid of the grid of two field-effect tube Q2, the first field-effect tube Q1 and the second field-effect tube Q2, which are electrically connected,
The control terminal of module 31 is closed, source electrode is the input terminal of the first sub switch module 31, and drain electrode is electrically connected the second field-effect tube Q2's
Drain electrode, the source electrode of the second field-effect tube Q2 are the output end of the first sub switch module 31.The second sub switch module 32
Including third field-effect tube Q3 and the 4th field-effect tube Q4, the grid of the third field-effect tube Q3 and the 4th field-effect tube Q4's
The control terminal that grid is electrically connected as the second sub switch module 32, source electrode are the input terminal of the second sub switch module 32, drain electrode electricity
Property connection the 4th field-effect tube Q4 drain electrode, the source electrode of the 4th field-effect tube Q4 is the output of the second sub switch module 32
End.The first field-effect tube Q1, the second field-effect tube Q2, third field-effect tube Q3 and the 4th field-effect tube Q4 are N-type field
Effect pipe.
Preferably, preset first current potential is high potential, and preset second current potential is low potential.
It should be noted that in display device drive system of the invention, by the way that a switch module 31, the switching molding is arranged
The control terminal incoming control signal WP of block 31, input terminal are electrically connected the first I2C bus 40 being electrically connected with System on Chip/SoC 10,
Output end is electrically connected the 2nd I2C bus 50 being electrically connected with control panel 20, when needing System on Chip/SoC 10 and control panel 20
When electric connection, referring to Fig. 3, making the first current potential for controlling signal WP high potential, control switch module 31 is inputted end
It is electrically connected with output end, to the first I2C bus 40 is electrically connected with the 2nd I2C bus 50, so that System on Chip/SoC
It can be communicated by the first I2C bus 40 of electric connection and the 2nd I2C bus 50 between 10 and control panel 20, at this time first
The waveform of voltage on first serial data line SDA_S of I2C bus 40 and the second serial data line of the 2nd I2C bus 50
The waveform of voltage on SDA_C is consistent, the waveform of the voltage on the first serial time clock line SCL_S of the first I2C bus 40 and
The waveform of voltage on second serial time clock line SCL_C of two I2C buses 50 is consistent.When needing the first I2C bus 40 and
When the disconnection of two I2C buses 50 makes the two individual transmission signal, referring to Fig. 4, make the second current potential for controlling signal WP low potential,
Control switch module 31 is inputted end and output end disconnects, so that the first I2C bus 40 is disconnected with the 2nd I2C bus 50,
The second of the waveform of the voltage on the first serial data line SDA_S of the first I2C bus 40 and the 2nd I2C bus 50 is serial at this time
Be between the waveform of voltage on data line SDA_C it is independent, on the first serial time clock line SCL_S of the first I2C bus 40
Be between the waveform of voltage and the waveform of the voltage on the second serial time clock line SCL_C of the 2nd I2C bus 50 it is independent, first
I2C bus 40 and the 2nd I2C bus 50 can individual transmission signal, do not interfere with each other between signal.
Referring to Fig. 2, based on the same inventive concept, the present invention also provides a kind of display-apparatus driving methods, it is applied to upper
The display device drive system stated, includes the following steps:
Step S1, Fig. 1 and Fig. 3 is please referred to, when needing for System on Chip/SoC 10 and control panel 20 to be electrically connected, the control
Signal WP is preset first current potential, specially high potential, and switch module 30 is inputted end and output end is electrically connected, thus
First I2C bus 40 is electrically connected with the 2nd I2C bus 50, so that can lead between System on Chip/SoC 10 and control panel 20
It crosses the first I2C bus 40 being electrically connected and the 2nd I2C bus 50 communicates, at this time the first serial data of the first I2C bus 40
The waveform of voltage on line SDA_S is consistent with the waveform of voltage on the second serial data line SDA_C of the 2nd I2C bus 50,
The waveform of voltage on first serial time clock line SCL_S of the first I2C bus 40 and the second serial clock of the 2nd I2C bus 50
The waveform of voltage on line SCL_C is consistent.
Step S2, please refer to Fig. 1 and Fig. 4, when need by the control signal WP be preset second current potential, it is specially low
Current potential, switch module 30 is inputted end and output end disconnects, so that the first I2C bus 40 is disconnected with the 2nd I2C bus 50,
The second of the waveform of the voltage on the first serial data line SDA_S of the first I2C bus 40 and the 2nd I2C bus 50 is serial at this time
The waveform of voltage on data line SDA_C is independent of each other, on the first serial time clock line SCL_S of the first I2C bus 40
The waveform of voltage and the waveform of the voltage on the second serial time clock line SCL_C of the 2nd I2C bus 50 are independent of each other, and first
I2C bus 40 and the 2nd I2C bus 50 can individual transmission signal, do not interfere with each other between signal.
In conclusion System on Chip/SoC is through the first I2C bus and switch module in display device drive system of the invention
Input terminal is electrically connected, and control panel is electrically connected through the output end of the 2nd I2C bus and switch module, the control terminal of switch module
Incoming control signal, when controlling signal is preset first current potential, switch module is inputted end and output end is electrically connected
To which the first I2C bus and the 2nd I2C bus are electrically connected, when controlling signal is preset second current potential, switch module
End and output end is inputted to disconnect to disconnect the first I2C bus and the 2nd I2C bus, can timesharing the first I2C is total
Line is connected or disconnected with the 2nd I2C bus, thus while guaranteeing effective communication between System on Chip/SoC and control panel, avoids the
Signal interferes with each other when one I2C bus and the 2nd I2C bus work independently.Display-apparatus driving method of the invention being capable of timesharing
First I2C bus is connected or disconnected with the 2nd I2C bus, thus guaranteeing effective communication between System on Chip/SoC and control panel
Meanwhile signal interferes with each other when the first I2C bus and the 2nd I2C bus being avoided to work independently.
The above for those of ordinary skill in the art can according to the technique and scheme of the present invention and technology
Other various corresponding changes and modifications are made in design, and all these change and modification all should belong to the claims in the present invention
Protection scope.
Claims (10)
1. a kind of display device drive system, which is characterized in that including System on Chip/SoC (10), control panel (20), switch module
(30), the first I2C bus (40) and the 2nd I2C bus (50)；
The System on Chip/SoC (10) is electrically connected through the input terminal of the first I2C bus (40) and switch module (30), the control
Plate (20) is electrically connected through the output end of the 2nd I2C bus (50) and switch module (30), the control of the switch module (30)
It holds incoming control signal (WP)；
When the control signal (WP) is preset first current potential, switch module (30) is inputted end and electrically connects with output end
It connects, so that the first I2C bus (40) and the 2nd I2C bus (50) are electrically connected；When the control signal (WP) is preset
When the second current potential, switch module (30) is inputted end and output end disconnects, thus by the first I2C bus (40) and the 2nd I2C
Bus (50) disconnects.
2. display device drive system as described in claim 1, which is characterized in that the control panel (20) includes ontology (21)
And it is set to sequence controller (22) and power management chip (23) on ontology (21)；The 2nd I2C bus (50) and timing
Controller (22) and power management chip (23) are electrically connected.
3. display device drive system as described in claim 1, which is characterized in that the first I2C bus (40) includes the
Serial datum line (SDA_S) and the first serial time clock line (SCL_S)；The input terminal of the switch module (30) includes first defeated
Enter end and the second input terminal；First serial data line (SDA_S) and the first serial time clock line (SCL_S) are defeated with first respectively
Enter end and the second input terminal is electrically connected；
The 2nd I2C bus (50) includes the second serial data line (SDA_C) and the second serial time clock line (SCL_C)；It is described
The output end of switch module (30) includes the first output end and second output terminal；Second serial data line (SDA_C) and
Two serial time clock lines (SCL_C) are electrically connected with the first output end and second output terminal respectively.
4. display device drive system as claimed in claim 3, which is characterized in that when the control signal (WP) is preset
When the first current potential, its first input end is connect by switch module (30) with the first output end, and by its second input terminal and second
Output end connection；When the control signal (WP) be preset second current potential when, switch module (30) by its first input end with
First output end disconnects, and its second input terminal and second output terminal are disconnected.
5. display device drive system as claimed in claim 4, which is characterized in that the switch module (30) includes the first son
Switch module (31) and the second sub switch module (32)；The control terminal and the second sub switch mould of the first sub switch module (31)
The control terminal of block (32) is the control terminal of switch module (30)；The input terminal and output end of the first sub switch module (31) point
Not Wei switch module (30) first input end and the first output end；The input terminal of the second sub switch module (32) and output
End is respectively second input terminal and second output terminal of switch module (30).
6. display device drive system as claimed in claim 5, which is characterized in that when the control signal (WP) is preset
When the first current potential, the first sub switch module (31) is inputted end and connect with output end, and the second sub switch module (32) is defeated by its
Enter end to connect with output end；When the control signal (WP) be preset second current potential when, the first sub switch module (31) by its
Input terminal and output end disconnect, and the second sub switch module (32) is inputted end and output end disconnects.
7. display device drive system as claimed in claim 6, which is characterized in that the first sub switch module (31) includes
First field-effect tube (Q1) and the second field-effect tube (Q2), the grid and the second field-effect tube of first field-effect tube (Q1)
(Q2) control terminal that grid is electrically connected as the first sub switch module (31), source electrode are the input of the first sub switch module (31)
End, drain electrode are electrically connected the drain electrode of the second field-effect tube (Q2), and the source electrode of second field-effect tube (Q2) is the first sub switch
The output end of module (31)；
The second sub switch module (32) includes third field-effect tube (Q3) and the 4th field-effect tube (Q4), the third field effect
The grid of grid and the 4th field-effect tube (Q4) that (Q3) should be managed is electrically connected the control terminal for the second sub switch module (32), source
The extremely input terminal of the second sub switch module (32), the drain electrode of drain electrode the 4th field-effect tube (Q4) of electric connection, described 4th
The source electrode of effect pipe (Q4) is the output end of the second sub switch module (32).
8. display device drive system as claimed in claim 7, which is characterized in that first field-effect tube (Q1), second
Field-effect tube (Q2), third field-effect tube (Q3) and the 4th field-effect tube (Q4) are N-type field-effect tube.
9. display device drive system as described in claim 1, which is characterized in that preset first current potential is high electricity
Position, preset second current potential are low potential.
10. a kind of display-apparatus driving method is applied to such as described in any item display device drive systems of claim 1-9,
It is characterised by comprising:
The control signal (WP) is preset first current potential, and switch module (30) is inputted end and output end is electrically connected,
To which the first I2C bus (40) and the 2nd I2C bus (50) are electrically connected；
The control signal (WP) is preset second current potential, and switch module (30) is inputted end and output end disconnects, thus
First I2C bus (40) and the 2nd I2C bus (50) are disconnected.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811618442.7A CN109410824A (en) | 2018-12-28 | 2018-12-28 | Display device drive system and display-apparatus driving method |
| PCT/CN2019/075517 WO2020133646A1 (en) | 2018-12-28 | 2019-02-20 | Display device driving system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811618442.7A CN109410824A (en) | 2018-12-28 | 2018-12-28 | Display device drive system and display-apparatus driving method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN109410824A true CN109410824A (en) | 2019-03-01 |
Family
ID=65462334
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811618442.7A Pending CN109410824A (en) | 2018-12-28 | 2018-12-28 | Display device drive system and display-apparatus driving method |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN109410824A (en) |
| WO (1) | WO2020133646A1 (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110223652A (en) * | 2019-06-10 | 2019-09-10 | 北海惠科光电技术有限公司 | Sequence controller control method, sequence controller and driving circuit |
| CN110992866A (en) * | 2019-12-10 | 2020-04-10 | Tcl华星光电技术有限公司 | Drive circuit of display panel and logic circuit of electronic device |
| CN112735317A (en) * | 2020-12-31 | 2021-04-30 | 绵阳惠科光电科技有限公司 | Control circuit and display device |
| CN112785957A (en) * | 2021-01-05 | 2021-05-11 | Tcl华星光电技术有限公司 | Drive circuit, display device and control method thereof |
| CN113284452A (en) * | 2021-05-31 | 2021-08-20 | 深圳市华星光电半导体显示技术有限公司 | Display device and control method thereof |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2730049Y (en) * | 2004-10-14 | 2005-09-28 | 海信集团有限公司 | Buffer circuit on IIC bus of TV. set |
| CN101539900A (en) * | 2008-03-18 | 2009-09-23 | 英业达股份有限公司 | Device for solving conflict generated between two I<2>C slave devices with same addressing address |
| CN102194436A (en) * | 2011-04-18 | 2011-09-21 | 北京彩讯科技股份有限公司 | Insulation protective circuit for DDC (Direct Digital Control) interface |
| CN106847163A (en) * | 2017-04-19 | 2017-06-13 | 惠科股份有限公司 | A kind of display panel control circuit, display device and its control method |
| CN206259950U (en) * | 2016-10-25 | 2017-06-16 | 深圳欧陆通电子有限公司 | A kind of communication bus isolation circuit |
| CN107610664A (en) * | 2017-09-25 | 2018-01-19 | 惠科股份有限公司 | A kind of circuit board and display |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100961962B1 (en) * | 2003-08-28 | 2010-06-08 | 삼성전자주식회사 | Driving apparatus and method for liquid crystal display |
| CN201388259Y (en) * | 2009-03-20 | 2010-01-20 | 青岛海信电器股份有限公司 | Inner-board junction circuit and liquid crystal television set provided with same |
| KR20110066735A (en) * | 2009-12-11 | 2011-06-17 | 엘지디스플레이 주식회사 | Liquid crystal display device and method of driving the same |
| CN104299556A (en) * | 2014-10-13 | 2015-01-21 | 深圳市华星光电技术有限公司 | Driving circuit and display device |
-
2018
- 2018-12-28 CN CN201811618442.7A patent/CN109410824A/en active Pending
-
2019
- 2019-02-20 WO PCT/CN2019/075517 patent/WO2020133646A1/en active Application Filing
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2730049Y (en) * | 2004-10-14 | 2005-09-28 | 海信集团有限公司 | Buffer circuit on IIC bus of TV. set |
| CN101539900A (en) * | 2008-03-18 | 2009-09-23 | 英业达股份有限公司 | Device for solving conflict generated between two I<2>C slave devices with same addressing address |
| CN102194436A (en) * | 2011-04-18 | 2011-09-21 | 北京彩讯科技股份有限公司 | Insulation protective circuit for DDC (Direct Digital Control) interface |
| CN206259950U (en) * | 2016-10-25 | 2017-06-16 | 深圳欧陆通电子有限公司 | A kind of communication bus isolation circuit |
| CN106847163A (en) * | 2017-04-19 | 2017-06-13 | 惠科股份有限公司 | A kind of display panel control circuit, display device and its control method |
| CN107610664A (en) * | 2017-09-25 | 2018-01-19 | 惠科股份有限公司 | A kind of circuit board and display |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110223652A (en) * | 2019-06-10 | 2019-09-10 | 北海惠科光电技术有限公司 | Sequence controller control method, sequence controller and driving circuit |
| WO2020249010A1 (en) * | 2019-06-10 | 2020-12-17 | 北海惠科光电技术有限公司 | Timing controller control method and timing controller |
| CN110223652B (en) * | 2019-06-10 | 2021-08-24 | 北海惠科光电技术有限公司 | Time schedule controller control method, time schedule controller and drive circuit |
| US11631377B2 (en) | 2019-06-10 | 2023-04-18 | Beihai Hkc Optoelectronics Technology Co., Ltd. | Timing controller control method and timing controller |
| CN110992866A (en) * | 2019-12-10 | 2020-04-10 | Tcl华星光电技术有限公司 | Drive circuit of display panel and logic circuit of electronic device |
| CN112735317A (en) * | 2020-12-31 | 2021-04-30 | 绵阳惠科光电科技有限公司 | Control circuit and display device |
| CN112735317B (en) * | 2020-12-31 | 2023-03-17 | 绵阳惠科光电科技有限公司 | Control circuit and display device |
| CN112785957A (en) * | 2021-01-05 | 2021-05-11 | Tcl华星光电技术有限公司 | Drive circuit, display device and control method thereof |
| CN112785957B (en) * | 2021-01-05 | 2023-02-03 | Tcl华星光电技术有限公司 | Drive circuit, display device and control method thereof |
| CN113284452A (en) * | 2021-05-31 | 2021-08-20 | 深圳市华星光电半导体显示技术有限公司 | Display device and control method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2020133646A1 (en) | 2020-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109410824A (en) | Display device drive system and display-apparatus driving method | |
| CN102945660B (en) | Display device and grid signal generation method thereof | |
| US11119550B2 (en) | USB device and operation method thereof | |
| CN105355234A (en) | Shift register | |
| CN107316598B (en) | Hot-plug short circuit control device and method | |
| CN109087613A (en) | Current foldback circuit and display drive apparatus | |
| CN106128388B (en) | A kind of driving circuit and liquid crystal display panel | |
| CN107300794A (en) | Liquid crystal display panel drive circuit and liquid crystal display panel | |
| CN107610664B (en) | A kind of circuit board and display | |
| CN107317476B (en) | Output voltage adjustment circuit and liquid crystal display device | |
| CN103546114A (en) | Circuit and method for adjusting pull-up voltage of bus according to pull-up voltage of slave unit | |
| CN106708145A (en) | Multichannel power supply circuit | |
| CN106788565A (en) | Communication terminal transmits anti-interference method with communication terminal signals | |
| CN103793038A (en) | Electronic device and power supply control method | |
| CN102854964A (en) | Electronic equipment | |
| CN205122159U (en) | Pixel circuit | |
| CN205104490U (en) | Thin film transistor base plate and display device thereof | |
| CN105989811B (en) | shift register circuit | |
| CN203167154U (en) | Multifunctional transmission apparatus applied to multimedia teaching | |
| CN207939643U (en) | Device for shuangping san | |
| CN205336113U (en) | Voltage conversion circuit of liquid crystal display module test usefulness | |
| CN104934003B (en) | Source driving system and use its display device | |
| CN102761723A (en) | MHL (Mobile High-Definition Link) detection device and charge power supply management method of digital multimedia receiving device | |
| CN108847770A (en) | A kind of dual output mainboard | |
| CN109817148A (en) | Show compensation circuit, display base plate, display device and driving method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190301 |
|
| RJ01 | Rejection of invention patent application after publication |