CN109286448A - A kind of generation of mark frequency signal and test macro and working method based on USB - Google Patents
A kind of generation of mark frequency signal and test macro and working method based on USB Download PDFInfo
- Publication number
- CN109286448A CN109286448A CN201811139134.6A CN201811139134A CN109286448A CN 109286448 A CN109286448 A CN 109286448A CN 201811139134 A CN201811139134 A CN 201811139134A CN 109286448 A CN109286448 A CN 109286448A
- Authority
- CN
- China
- Prior art keywords
- signal
- unit
- control system
- input
- ended
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B17/00—Monitoring; Testing
- H04B17/0082—Monitoring; Testing using service channels; using auxiliary channels
- H04B17/0085—Monitoring; Testing using service channels; using auxiliary channels using test signal generators
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B17/00—Monitoring; Testing
Abstract
A kind of mark frequency signal based on USB occurs and test macro, it is characterised in that it includes that board, single machine unit, control system, high-precision crystal oscillator unit, output driver unit, input actuator unit, difference turn single-ended signal circuit unit and external connector unit；Its working method is the output and stopping output of signal input, process of frequency multiplication, real-time display, single-ended mark frequency signal；Be a kind of structure it is simple, using and system and method easy to carry and easy to operate.
Description
Technical field
The present invention relates to USB power supply and communication field and signal testing technical field, especially a kind of mark frequency based on USB
Signal generation and test macro and working method.
Background technique
USB(Universal Serial Bus, universal serial port bus) it is to solve plug and play demand and be born, support heat
Plug.Usb protocol version has USB1.0, USB1.1, USB2.0, USB3.0 etc..Power supply mode that there are two types of USB devices, one are
Self Powered Device, equipment obtain operating voltage from external power supply；Secondly being Bus Powered Device: equipment takes electricity from 5V VBUS.
USB1.0 and USB1.1 supports the low-speed mode of 1.5Mb/s and the Full-Speed mode of 12Mb/bs.480Mb/ is supported in USB2.0 or more
The high-speed mode of s.USB 3.0 has eventually become the standard interface of most of Mac and PC, brings the significant increase in speed,
The transmission rate of 5Gbps is more than 10 times of previous generation's interface more.
In hardware design verification process, carries out the test of mark frequency signal acquisition and whether output mark frequency signal is correct
Test.Wherein, signal generator is needed to generate mark frequency signal for acquisition in the acquisition of mark frequency, mark frequency test is defeated to hardware board
Whether the parameters such as frequency, the duty ratio of bid frequency signal, which meet the requirements, is tested.Due to during the test, marking frequency signal
Using ubiquitous, so being badly in need of wanting a portable equipment, signal only can be completed with a USB interface whenever and wherever possible
The work of acquisition and output.
Summary of the invention
The mark frequency signal that the purpose of the present invention is to provide a kind of based on USB occurs and test macro and working method, it
Can solve problems of the prior art, be a kind of structure it is simple, using and easy to carry and system easy to operate and
Method.
A kind of technical solution of the present invention: generation of mark frequency signal and test macro based on USB, it is characterised in that it includes
Board, single machine unit, control system, high-precision crystal oscillator unit, output driver unit, input driver list
Member, difference turn single-ended signal circuit unit and external connector unit；Wherein, the single machine unit, control system, height
Accuracy crystal oscillator unit, output driver unit, input actuator unit, difference turn single-ended signal circuit unit and externally
The equal integrated installation of connector unit is on board；It is in be bi-directionally connected between single machine unit the band USB interface, with PC machine；Institute
It states USB interface to draw from board, convenient for communicating with PC machine, and provides power supply from PC machine to board；The control system
Input terminal connect high-precision crystal oscillator unit, while also with single machine unit, output driver unit, input driver
Unit and difference turn to be in be bi-directionally connected between single-ended signal circuit unit；The external connector unit receives single ended input letter
Number, it is connect with input actuator unit, the signal of output accesses control system；It is defeated that the outconnector unit receives difference
Enter signal, accesses control system after difference turns single-ended signal circuit unit；The single-ended signal circuit unit output is single
Output signal is held, is finally exported by control system, is connect by output driver unit with to external connector unit.
The board draws the USB interface of single machine unit having a size of 7.0cm × 5.0cm, outside, for the same of board power supply
The communication of Shi Shixian and PC machine；Meanwhile draw external connector unit, access mark frequency test signal and signal generator issue
Signal.
The single machine unit is the PIC24FJ128GB210 chip with USB interface；Single machine unit passes through USB interface
(interface signal A_USB_P+, A_USB_P+) is connected with external USB interface, and host is communicated with this plate by USB communications protocol.It is single
Piece machine unit is connected by EPMP (PSP) parallel communication interface with FPGA, realizes the two parallel communication.Single-chip microcontroller work clock
It is provided by the crystal oscillator of 12MHz.It here include RS-232 AccessPort signal, mcu programming interface signal from single-chip microcomputer signal
(downloading program and debugging interface signal), USB interface signal, parallel communication interface signal.
The input actuator unit is SN74LVC1G14 driving chip, with control system and external connector list
The output end connection of member, for acquiring external single ended signal；Board presets the input of two-way single-ended signal, specific connection relationship
To introduce two-way single ended signal (SIG_IN1 and SIG_IN2) by external connector DB9, core is driven by SN74LVC1G14
After piece increases level-one driving capability, access FPGA(accesses signal name SIG1_FPGA and SIG2_FPGA) it is used for acquisition.
It is SP485EEN chip or HCPL0631 chip FPGA and external connection that the difference, which turns single-ended signal circuit unit,
The input terminal of device connects, for acquiring external difference input signal.A pair of of differential signal of the default introducing of board (DIFF_SIG1+,
DIFF_SIG1- input signal, another pair differential signal are acquired by FPGA after) turning single-ended by SP485EEN chip realization difference
(DIFF_SIG2+, DIFF_SIG2-) is realized by HCPL-0631-000E chip by FPGA(accesses signal after difference turns single-ended
Title DIFF_IN1 and DIFF_IN2) acquisition input signal.This default two difference turns single-ended chip, and there are many more difference to turn
Single-ended functional chip can select respective chip according to applying in concrete engineering project.
The output driving element circuit is that (signal name is SOUT1_FPGA and SOUT2_ the signal of FPGA output
FPGA), export after SN74LVC1G125DBVR chip drives to external connector DB9.Default SIG_OUT1, SIG_OUT2 two
Road signal is exported as output signal to external connector.
The external connector is DB9 connector.The input/output interface of mark frequency signal is provided, wherein default 2 tunnels are single-ended
Input signal (SIG _ IN1 and SIG _ IN2), 2 road differential input signals (DIFF _ SIG1+/-, DIFF _ SIG2+/-), 2 tunnels
Single-end output signal (SIG _ OUT1 and SIG _ OUT2), GND signal are corresponding single-ended signal grounding point.
The control system is EP3C5E144I7N control chip, is connect with high-precision crystal oscillator unit；Institute
It states control system output single-ended signal and is sent to external connector via output driver unit, and driver will be inputted
Input signal makees mark frequency signal acquisition.
A kind of working method that the mark frequency signal based on USB occurs with test macro, it is characterised in that it includes following step
It is rapid:
(1) external single ended signal and external difference input signal pass through input actuator unit respectively and difference turns single-ended letter
Number input circuit unit is connect with control system；
(2) control system will carry out process of frequency multiplication to high-precision crystal resonator, carry using inside control system
PLL structure, control system counting is multiplied to 100MHz with clock, i.e., input signal is adopted with the precision of 10ns
Collection, carries out counting operation as unit of 10ns, and control system uploads a high level count value for acquisition signal, low level meter
Numerical value.Mark frequency signal testing is implemented as input mark frequency signal after input driver or differential-to-single-ended circuit with single-ended
Impulse form is input to control system, and control system counts input pulse by benchmark clock of 100MHz,
The time of rising edge and failing edge that wherein can be adjacent to input pulse signal in control system is counted (i.e. high level
Count value), the time of the failing edge adjacent to input pulse signal and rising edge is counted (i.e. low level count value).Output
It marks frequency signal and PC machine instruction output specified low and high level (and different duty) output is received by control system.Such as PC machine and
Arrange communications protocol between single-chip microcontroller, receive designated order (it is 0x1000 that i.e. control system, which collects on 1 address data,
That is the 1KHz signal of output duty cycle 50%；Collecting data on 1 address is 0x1001, i.e. the 1KHz letter of output duty cycle 20%
Number；The communications protocol of duty ratio and frequency can be set according to demand).
(3) single machine unit is collected the count value of the signal acquired in step (2), in upper PC machine, to accounting for
Sky ratio, frequency or periodic quantity carry out real-time display；Specific calculate is completed by single-chip microcontroller, including is calculated according to duty ratio, i.e. duty
Than=high level count value/(level count value+low level count value)；Frequency=1/ (high level count value+low level count value)；
Period=high level count value+low level count value.
(4) it in upper PC machine, can be indicated, confirm the output of single-ended mark frequency signal and stopped according to the output of mark frequency signal
Only export.
It includes counting to each period high level and low for carrying out counting Value Operations in the step (2) as unit of 10ns
The counting of level.
Carrying out display to duty ratio, frequency or periodic quantity in upper PC machine in the step (3) is the rolling using 1s as interval
Screen display, and show nearest 5 count values and maximum count value and least count value.
Single-ended mark frequency signal in the step (4) is 1KHz, can also be corresponding by rewriting FPGA according to test needs
Programmed value be configured.
It is of the invention to be advantageous in that: to use high-precision crystal resonator, then by PLL inside FPGA, acquisition precision can
Up to 10ns；Single-chip microcontroller and being connected on hardware for PC machine are connected by USB interface, while taking 5V electricity for board power supply by USB interface；
Structure is simple, using and it is easy to carry and easy to operate.
Detailed description of the invention
Fig. 1 is a kind of overall structure schematic block diagram that the mark frequency signal based on USB occurs with test macro involved by the present invention.
Fig. 2 be involved by the present invention it is a kind of based on USB mark frequency signal occur and test macro in single machine unit it is specific
Catenation principle schematic diagram.
Fig. 3 is a kind of framework that the mark frequency signal based on USB occurs with single machine unit in test macro involved by the present invention
Schematic diagram.
Fig. 4 is a kind of mark frequency signal generation based on USB involved by the present invention and input actuator unit in test macro
Specific catenation principle schematic diagram.
Fig. 5 be a kind of mark frequency signal based on USB involved by the present invention occur and test macro in difference turn single-ended signal electricity
The specific catenation principle schematic diagram of road unit.
Fig. 6 is a kind of mark frequency signal generation based on USB and output driving element circuit in test macro involved by the present invention
Specific catenation principle schematic diagram.
Fig. 7 be involved by the present invention it is a kind of based on USB mark frequency signal occur and test macro in external connector it is specific
Catenation principle schematic diagram.
Fig. 8 is a kind of tool that the mark frequency signal based on USB occurs with control system in test macro involved by the present invention
Body catenation principle schematic diagram.
Fig. 9 is a kind of letter that the mark frequency signal based on USB occurs with control system in test macro involved by the present invention
Number configuration catenation principle schematic diagram.
Specific embodiment
A kind of embodiment: generation of mark frequency signal and test macro based on USB, it is characterised in that it includes board, monolithic
Machine unit, control system, high-precision crystal oscillator unit, output driver unit, input actuator unit, difference turn
Single-ended signal circuit unit and external connector unit；Wherein, the single machine unit, control system, high-precision crystal
Oscillator unit, output driver unit, input actuator unit, difference turn single-ended signal circuit unit and external connector list
First integrated installation is on board；It is in be bi-directionally connected between single machine unit the band USB interface, with PC machine；The USB interface
It is drawn from board, convenient for communicating with PC machine, and provides power supply from PC machine to board；The input terminal of the control system connects
Connect high-precision crystal oscillator unit, at the same also with single machine unit, output driver unit, input actuator unit and difference
Turn to be in be bi-directionally connected between single-ended signal circuit unit；The external connector unit receives single ended signal, drives with input
Dynamic device unit connection, the signal of output access control system；The outconnector unit receives differential input signal, through difference
Divide after turning single-ended signal circuit unit and accesses control system；The single-ended signal circuit unit exports single-end output signal,
It is finally exported by control system, is connect by output driver unit with to external connector unit.
The board draws the USB interface of single machine unit having a size of 7.0cm × 5.0cm, outside, for the same of board power supply
The communication of Shi Shixian and PC machine；Meanwhile draw external connector unit, access mark frequency test signal and signal generator issue
Signal.
The single machine unit is the PIC24FJ128GB210 chip with USB interface, chip internal structure block diagram 2, Fig. 3
Shown, the specific connection relationship such as attached drawing 2 on circuit, single machine unit passes through USB interface (interface signal A_USB_P+, A_
USB_P+) it is connected with external USB interface, host is communicated with this plate by USB communications protocol.Single machine unit passes through EPMP
(PSP) parallel communication interface is connected with control system, realizes the two parallel communication.Single-chip microcontroller work clock is by 12MHz
Crystal oscillator provide.It here include RS-232 AccessPort signal, mcu programming interface signal (downloading program from single-chip microcomputer signal
With debugging interface signal), USB interface signal, parallel communication interface signal.
It is defeated with control system and external connector that the input actuator unit is SN74LVC1G14 driving chip
Outlet connection, for acquiring external single ended signal.Physical circuit such as attached drawing 4, board preset the input of two-way single-ended signal, tool
Body connection relationship is to introduce two-way single ended signal (SIG_IN1 and SIG_IN2) by external connector DB9, is passed through
After SN74LVC1G14 driving chip increases level-one driving capability, access control system (access signal name SIG1_FPGA
And SIG2_FPGA) used for acquisition.
The difference turn single-ended signal circuit unit be SP485EEN chip or HCPL0631 chip control system and
The input terminal of external connector connects, for acquiring external difference input signal.Physical circuit such as attached drawing 5, board is default to be introduced
A pair of of differential signal (DIFF_SIG1+, DIFF_SIG1-) is controlled after turning single-ended by SP485EEN chip realization difference by FPGA
Unit acquires input signal, and another pair differential signal (DIFF_SIG2+, DIFF_SIG2-) passes through HCPL-0631-000E chip
By control system (access signal name DIFF_IN1 and DIFF_IN2) acquisition input signal after realization difference turn is single-ended.This
A default two difference turn single-ended chip, and there are many more difference to turn single-ended functional chip, can apply according in concrete engineering project
Select respective chip.
The output driving element circuit be control system output signal (signal name be SOUT1_FPGA and
SOUT2_FPGA), export after SN74LVC1G125DBVR chip drives to external connector DB9.Physical circuit connection is such as attached
Fig. 6, default SIG_OUT1, SIG_OUT2 two paths of signals are exported as output signal to external connector.
The external connector is DB9 connector.The input/output interface of offer mark frequency signal, physical circuit such as attached drawing 7,
Wherein preset 2 road single ended signals (SIG _ IN1 and SIG _ IN2), 2 road differential input signals (DIFF _ SIG1+/-,
DIFF _ SIG2+/-), 2 tunnel single-end output signals (SIG _ OUT1 and SIG _ OUT2), GND signal is that corresponding single-ended signal connects
Place.
The control system is EP3C5E144I7N control chip, is connect with high-precision crystal oscillator unit；Institute
It states control system output single-ended signal and is sent to external connector via output driver unit, and driver will be inputted
Input signal makees mark frequency signal acquisition.Physical circuit connects such as attached drawing 8, and signal is the company with single machine unit parallel bus in figure
It connects, turn the signal that single-ended cell is connect, the schematic diagram connecting with high-precision crystal resonator with input/output driver and difference,
Signal is the connection of the configuration signal of control system in attached drawing 9.
A kind of working method that the mark frequency signal based on USB occurs with test macro, it is characterised in that it includes following step
It is rapid:
(1) external single ended signal and external difference input signal pass through input actuator unit respectively and difference turns single-ended letter
Number input circuit unit is connect with control system；
(2) control system will carry out process of frequency multiplication to high-precision crystal resonator, carry using inside control system
PLL structure, control system counting is multiplied to 100MHz with clock, i.e., input signal is adopted with the precision of 10ns
Collection, carries out counting operation as unit of 10ns, and FPGA uploads a high level count value for acquisition signal, low level count value.Mark
Frequency signal testing is implemented as input mark frequency signal after input driver or differential-to-single-ended circuit with single sided pulse shape
Formula is input to control system, and control system counts input pulse by benchmark clock of 100MHz, wherein
The time of rising edge and failing edge that can be adjacent to input pulse signal in FPGA is counted (i.e. high level count value), to defeated
The time for entering the adjacent failing edge of pulse signal and rising edge is counted (i.e. low level count value).Output mark frequency signal by
Control system receives PC machine instruction and exports specified low and high level (and different duty) output.As between PC machine and single-chip microcontroller
Arrange communications protocol, receiving designated order, (i.e. FPGA collects on 1 address data is 0x1000, i.e. output duty cycle 50%
1KHz signal；Collecting data on 1 address is 0x1001, i.e. the 1KHz signal of output duty cycle 20%；It can be arranged according to demand and account for
Sky is than the communications protocol with frequency).
(3) single machine unit is collected the count value of the signal acquired in step (2), in upper PC machine, to accounting for
Sky ratio, frequency or periodic quantity carry out real-time display；Specific calculate is completed by single-chip microcontroller, including is calculated according to duty ratio, i.e. duty
Than=high level count value/(level count value+low level count value)；Frequency=1/ (high level count value+low level count value)；
Period=high level count value+low level count value.
(4) it in upper PC machine, can be indicated, confirm the output of single-ended mark frequency signal and stopped according to the output of mark frequency signal
Only export.
It includes counting to each period high level and low for carrying out counting Value Operations in the step (2) as unit of 10ns
The counting of level.
Carrying out display to duty ratio, frequency or periodic quantity in upper PC machine in the step (3) is the rolling using 1s as interval
Screen display, and show nearest 5 count values and maximum count value and least count value.
Single-ended mark frequency signal in the step (4) is 1KHz, can also be according to test needs, by rewriting FPGA control
The corresponding programmed value of unit is configured.
Below with reference to embodiment and its attached drawing, the present invention is described in more detail.
The present invention designs a kind of implementation method of portable USB device with mark frequency signal generator and test module, tool
Body are as follows: using the processor with USB interface, by taking single-chip microcontroller PIC24FJ128GB210 as an example, USB interface one end side of can be used
Head usb interface connector, general USB emulator are connect using square toes USB interface with emulator, and docking computer one end is flat mouth
Usb interface connector is connected to PC machine by Universal USB cable, realizes while equipment is powered by USB interface and PC machine
Communication.
The PMP interface of singlechip chip is connected on control system (by taking EP3C5E144I7N as an example), FPGA control
Unit connects high-precision crystal oscillator simultaneously, and external input difference or single-ended signal can be connect by respective handling circuit
To control system, the acquisition of frequency and duty ratio and the output of assigned frequency are realized；Wherein, external single ended signal by
Connector input is followed by control system via input driver chip (by taking SN74LVC1G14 as an example) driving, external
Differential input signal is inputted by connector and accesses FPGA afterwards via the single-ended chip (by taking SP485EEN, HCPL0631 as an example) of difference turn
Thus control unit completes signal input.Marking frequency signal generator is after exporting single-ended signal by FPGA, via output driver
Connector is output to after (by taking 1G125 as an example).The optional cheap DB9 connector of external connector.Concrete principle block diagram and
Circuit diagram can be seen appendix.Here test-object frequency signal to be measured can be RS-422 serial communication signal.
PIC24FJ128GB210 is the singlechip chip with USB interface, and software programming and hardware circuit design are simple,
Strong operability.Basic communication can be completed by USB interface.
EP3C5E144I7N can be selected in control system, and chip package is Surface Mount chip, and welding is simple, and has in FPGA
There is PLL resource, it can be achieved that frequency multiplication, improves measuring accuracy.Control system can export specified duty ratio, frequency according to actual needs
The mark frequency signal of rate can also be acquired the mark frequency signal of input to duty ratio and frequency.
SN74LVC1G14,1G125 chip can increase the driving capability of signal, and certain output electricity is provided for output signal
Stream provides certain driving capability for control system processing for input signal, and the output of mark frequency signal provides certain drive
Kinetic force.
SP485EEN chip is that difference turns single-ended chip, this chip, which can meet, enters FPGA acquisition to difference mark frequency signal
Function.
Power supply circuit explanation: power supply chip APL5916 realizes that 5V turns 3.3V, 5V and turns 2.5V, and 5V turns 1.2V, realizes for FPGA
IO, PLL and nuclear power power supply.3.3V is also provided simultaneously to power to single-chip microcontroller.5V electricity is derived from USB interface.Electrification reset circuit can
There is TPS3823 realization, it is start circuit work after the unified reset of each equipment that powering on, which first has the low level of a 200ms,.
Working principle is described in detail: external signal via processing circuit (difference turns single-ended, input driver), control afterwards by access FPGA
Unit processed, the 50MH high-precision crystal oscillator (precision is up to 1ppm) being connected in control system, then controlled by FPGA single
First internal included PLL, is multiplied to 100MHz, is acquired with the precision of 10ns to input signal, as unit of 10ns
Count value, including the high level count value in each period, low level count value is acquired via PMP bus by single-chip microcontroller,
And it is with 1s on interface after PC machine interface display, specific duty ratio and frequency (or periodic quantity) are calculated by above-mentioned count value
Interval carries out roll screen and shows, shows nearest 5 sub-value, for max min also in interface display, specific calculating is complete by single-chip microcontroller
At when frequency (or period) calculates display to duty in real time.There is mark frequency signal output instruction on PC machine interface, click starts to export
Afterwards, single-ended mark frequency signal (1KHz) output, (note: mark frequency signal here can be according to specific for stopping output after pressing stop button
It needs to be configured, specific control system code of changing can be realized).Single-chip microcontroller and PC machine be connected on hardware by
USB interface connection, while taking 5V electricity for board power supply by USB interface.The proprietary MCU driving program of software programming, passes through PC machine
Realize control and display in interface.
Above embodiments are only there is the portable USB device of mark frequency signal generator and test module specifically to answer the present invention
With example, not, the claim of this application is limited.All modifications carried out in the claim of this application technical solution and non-
Matter is improved, within the claim of this application protection scope.
The present invention does not address place and is suitable for the prior art.
Claims (10)
1. a kind of mark frequency signal based on USB occurs and test macro, it is characterised in that it include board, single machine unit,
Control system, high-precision crystal oscillator unit, output driver unit, input actuator unit, difference turn single-ended letter
Number circuit unit and external connector unit；Wherein, the single machine unit, control system, high-precision crystal oscillator
Unit, output driver unit, input actuator unit, difference turns single-ended signal circuit unit and external connector unit collects
At being mounted on board；It is in be bi-directionally connected between single machine unit the band USB interface, with PC machine；The USB interface is from board
Upper extraction convenient for communicating with PC machine, and provides power supply from PC machine to board；The input terminal connection of the control system is high-precision
Crystal oscillator unit is spent, while also turning single-ended with single machine unit, output driver unit, input actuator unit and difference
It is in be bi-directionally connected between signal circuit unit；The external connector unit receives single ended signal, with input driver list
The signal of member connection, output accesses control system；The outconnector unit receives differential input signal, turns single through difference
Control system is accessed after end signal circuit unit；The single-ended signal circuit unit exports single-end output signal, finally by
Control system output, connect by output driver unit with to external connector unit.
2. a kind of generation of mark frequency signal and test macro based on USB according to claim 1, it is characterised in that the board
Having a size of 7.0cm × 5.0cm, the USB interface of single machine unit is drawn in outside, logical with PC machine to realize while board power supply
News；Meanwhile external connector unit is drawn, the signal that access mark frequency test signal and signal generator issue.
3. a kind of generation of mark frequency signal and test macro based on USB according to claim 1, it is characterised in that the monolithic
Machine unit is the PIC24FJ128GB210 chip with USB interface；Single machine unit passes through USB interface and external USB interface phase
Even, realize that PC machine occurs with the mark frequency signal based on USB and the USB communications protocol of test macro communicates.
4. a kind of generation of mark frequency signal and test macro based on USB according to claim 1, it is characterised in that the input
Actuator unit is SN74LVC1G14 driving chip, is connect with the output end of control system and external connector unit, is used
In the external single ended signal of acquisition.
5. a kind of generation of mark frequency signal and test macro based on USB according to claim 1, it is characterised in that the difference
Turning single-ended signal circuit unit is SP485EEN chip or HCPL0631 chip.
6. a kind of generation of mark frequency signal and test macro based on USB according to claim 1, it is characterised in that described external
Connector is DB9 connector, for providing the input/output interface of mark frequency signal；It is single-ended defeated that the external connector presets 2 tunnels
Enter signal, 2 road differential input signals, 2 tunnel single-end output signals and the GND signal as corresponding single-ended signal grounding point.
7. a kind of generation of mark frequency signal and test macro based on USB according to claim 1, it is characterised in that the FPGA
Control unit is EP3C5E144I7N control chip, is connect with high-precision crystal oscillator unit；The control system is defeated
Single-ended signal out is sent to external connector via output driver unit, and input actuator input signal is made mark frequency and is believed
Number acquisition.
8. it is a kind of based on USB mark frequency signal occur and test macro working method, it is characterised in that it the following steps are included:
(1) external single ended signal and external difference input signal pass through input actuator unit respectively and difference turns single-ended letter
Number input circuit unit is connect with control system；
(2) control system will carry out process of frequency multiplication to high-precision crystal resonator, carry using inside control system
PLL structure, control system counting is multiplied to 100MHz with clock, i.e., input signal is adopted with the precision of 10ns
Collection, carries out counting operation as unit of 10ns, and control system uploads a high level count value for acquisition signal, low level meter
Numerical value；
Mark frequency signal testing is implemented as input mark frequency signal after input driver or differential-to-single-ended circuit with single-ended
Impulse form is input to control system, and control system counts input pulse by benchmark clock of 100MHz,
The time of rising edge and failing edge that wherein can be adjacent to input pulse signal in control system counts, i.e. high level
The time of count value, the failing edge adjacent to input pulse signal and rising edge counts, i.e. low level count value；Output mark
Frequency signal receives PC machine instruction by control system and exports specified low and high level, the i.e. level of different duty；
(3) single machine unit is collected the count value of the signal acquired in step (2), in upper PC machine, to duty ratio,
Frequency or periodic quantity carry out real-time display；Specific calculate is completed by single-chip microcontroller, including is calculated according to duty ratio, it may be assumed that
Duty ratio=high level count value/(level count value+low level count value)；
Frequency=1/(high level count value+low level count value)；
Period=high level count value+low level count value；
(4) it in upper PC machine, can be indicated, confirm the output of single-ended mark frequency signal and stopped defeated according to the output of mark frequency signal
Out.
9. a kind of mark frequency signal based on USB occurs according to claim 8 and the working method of test macro, feature exist
It includes counting to each period high level and low level for carrying out counting Value Operations as unit of 10ns in the step (2)
It counts.
10. a kind of working method that the mark frequency signal based on USB occurs with test macro according to claim 8, feature
It is in the step (3) in upper PC machine that it is aobvious by the roll screen at interval of 1s that display is carried out to duty ratio, frequency or periodic quantity
Show, and shows nearest 5 count values and maximum count value and least count value；Single-ended mark frequency signal in the step (4)
For 1KHz, can also be configured according to test needs by rewriting the corresponding programmed value of control system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811139134.6A CN109286448B (en) | 2018-09-28 | 2018-09-28 | Standard frequency signal generating system and method based on USB |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811139134.6A CN109286448B (en) | 2018-09-28 | 2018-09-28 | Standard frequency signal generating system and method based on USB |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109286448A true CN109286448A (en) | 2019-01-29 |
| CN109286448B CN109286448B (en) | 2021-02-26 |
Family
ID=65182325
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811139134.6A Expired - Fee Related CN109286448B (en) | 2018-09-28 | 2018-09-28 | Standard frequency signal generating system and method based on USB |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109286448B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110275857A (en) * | 2019-06-13 | 2019-09-24 | 天津市英贝特航天科技有限公司 | A kind of 5 port PCIE bus switch plates based on XMC standard interface |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0645689B1 (en) * | 1993-09-29 | 2000-04-05 | Seiko Epson Corporation | Clock supply system |
| CN202488467U (en) * | 2012-01-17 | 2012-10-10 | 吴青萍 | Ultrashort wave frequency spectrum monitoring receiver |
| CN103077258A (en) * | 2012-12-30 | 2013-05-01 | 陕西海泰电子有限责任公司 | Synchronous data acquisition card (DAC) with high speed |
| CN104158540A (en) * | 2014-08-27 | 2014-11-19 | 河北大学 | Three-phase digital phase-locked loop and phase lock method |
-
2018
- 2018-09-28 CN CN201811139134.6A patent/CN109286448B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0645689B1 (en) * | 1993-09-29 | 2000-04-05 | Seiko Epson Corporation | Clock supply system |
| CN202488467U (en) * | 2012-01-17 | 2012-10-10 | 吴青萍 | Ultrashort wave frequency spectrum monitoring receiver |
| CN103077258A (en) * | 2012-12-30 | 2013-05-01 | 陕西海泰电子有限责任公司 | Synchronous data acquisition card (DAC) with high speed |
| CN104158540A (en) * | 2014-08-27 | 2014-11-19 | 河北大学 | Three-phase digital phase-locked loop and phase lock method |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110275857A (en) * | 2019-06-13 | 2019-09-24 | 天津市英贝特航天科技有限公司 | A kind of 5 port PCIE bus switch plates based on XMC standard interface |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109286448B (en) | 2021-02-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101408553B (en) | Rotary peed-measuring and frequency outputting device | |
| CN104820637A (en) | Handheld type USB3.0 protocol analyzer | |
| CN105389286A (en) | BISS C protocol data acquisition and display apparatus | |
| CN104836877B (en) | A kind of method for debugging detection mobile phone | |
| CN103678238A (en) | LXI-PXI\PXIe adaptation system | |
| CN109541994A (en) | A kind of real-time acquisition system and its acquisition method of high anti-interference ability | |
| CN201393230Y (en) | USB interface-based wireless network card testing device | |
| CN103208955B (en) | For the three-phase brushless dc motor control device of electric motor car | |
| CN109286448A (en) | A kind of generation of mark frequency signal and test macro and working method based on USB | |
| CN104408213A (en) | Portable data acquisition card | |
| CN202058011U (en) | Multiaxial multi-point vibration controller based on PXI bus | |
| CN100504723C (en) | USB data acquisition apparatus for power supply | |
| CN105242603B (en) | A kind of electric power acquisition terminal and its debugging upgrade method with USB OTG interfaces | |
| CN201637820U (en) | Low-cost programmable logic array logic analyzing device | |
| CN105045401A (en) | USB interface keyboard and mouse integrated system and design method therefor | |
| CN204856469U (en) | General signal acquisition driver | |
| CN201134098Y (en) | Data collecting card based on PXI bus | |
| CN208705882U (en) | A kind of novel quartz flexibility acceleration sensor data collecting card | |
| CN209231782U (en) | A kind of multi-channel portable test device for servo-system | |
| CN207676165U (en) | A kind of fault data recorder device based on Aerial Electronic Equipment | |
| CN204028612U (en) | A kind of CAN signal transmitting and receiving instrument | |
| CN103529263A (en) | Usb interface multifunctional instrument | |
| CN111026620A (en) | Data visualization Processing system and method based on Processing | |
| CN201910057U (en) | Chinese second generation ID (identity) card verification device free from USB (universal serial bus) drive | |
| CN1963542A (en) | Real time collection storage apparatus used for electric energy computation chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20210226 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |