CN109285526B - Charging circuit, display panel driving circuit and display device - Google Patents
Charging circuit, display panel driving circuit and display device Download PDFInfo
- Publication number
- CN109285526B CN109285526B CN201811540785.6A CN201811540785A CN109285526B CN 109285526 B CN109285526 B CN 109285526B CN 201811540785 A CN201811540785 A CN 201811540785A CN 109285526 B CN109285526 B CN 109285526B
- Authority
- CN
- China
- Prior art keywords
- voltage
- circuit
- output
- display panel
- pixel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000001514 detection method Methods 0.000 claims abstract description 27
- 238000010586 diagram Methods 0.000 description 8
- 239000003990 capacitor Substances 0.000 description 7
- 239000004973 liquid crystal related substance Substances 0.000 description 7
- 239000010409 thin film Substances 0.000 description 4
- 239000010408 film Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 230000008094 contradictory effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3696—Generation of voltages supplied to electrode drivers
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a charging circuit, a display panel driving circuit and a display device, wherein the charging circuit comprises a data voltage input end, a first voltage input end, a second voltage input end, a voltage detection output circuit and a switch circuit, the voltage detection output circuit detects the voltage of a data signal output by a source electrode driving chip and correspondingly outputs a first voltage and a second voltage, the switch circuit receives a first time sequence control signal and communicates the first input end with the first output end, pixels are quickly charged by the first voltage or the second voltage, when the voltage of the pixels reaches a preset target voltage, the switch circuit receives a second time sequence control signal and communicates the second input end with the output end, and the source electrode driving chip completes fine charging for the pixels of the display panel. The charging circuit of the invention respectively carries out large-current quick charging and fine charging on the pixels, thereby improving the pixel charging speed of the display panel.
Description
Technical Field
The present invention relates to the field of display panel technologies, and in particular, to a charging circuit, a display panel driving circuit, and a display device.
Background
A TFT-LCD (Thin Film Transistor Liquid Crystal Display) is one of the major types of flat panel displays, and has become an important Display platform in modern IT and video products. The main driving principle of the TFT-LCD is that a system main board connects R/G/B compression signals, control signals and power supplies with a connector on a PCB through wires, data are processed by a TCON (Timing Controller) IC on the PCB and then are connected with a display area through an S-COF (Source-Chip on Film) and a G-COF (Gate-Chip on Film), so that the LCD can obtain the required power supplies and signals.
The source driver chip charges the pixels, and the problem that the voltage ramp rate is slow and the system requirements cannot be met exists.
Disclosure of Invention
The invention mainly aims to provide a charging circuit, and aims to solve the problem that a source driving chip charges a pixel slowly.
To achieve the above object, a charging circuit according to the present invention is configured to output a data signal to charge a pixel of a display panel, the charging circuit including:
the data voltage input end is connected with the output end of the source electrode driving chip;
a first voltage input terminal and a second voltage input terminal which are respectively connected with a first voltage and a second voltage;
the voltage detection output circuit is arranged for outputting the first voltage or the second voltage according to the data signal output by the source electrode driving chip;
the switch circuit comprises a first input end, a second input end, a controlled end and an output end, wherein the first input end is connected with the output end of the voltage detection output circuit, the second input end is connected with the data voltage input end, and the controlled end of the switch circuit is set to be connected with a first time sequence control signal and a second time sequence control signal; the switch circuit is configured to output the first voltage or the second voltage to a display panel according to the first timing control signal; and outputting the data signal output by the source driving chip according to the second time sequence control signal.
Optionally, the charging circuit further comprises: the voltage acquisition circuit is used for acquiring the voltage of the pixel and correspondingly outputting a voltage feedback signal;
a timing controller configured to output a first timing control signal when the voltage of the pixel is less than a preset target voltage; and outputting a second time sequence control signal when the voltage of the pixel is greater than or equal to the preset target voltage.
Optionally, a ratio of the preset target voltage to a voltage at an output terminal of the source driver chip is in a range of 0.8 to 0.9.
Optionally, the voltage detection output circuit includes:
the voltage comparison circuit is arranged for comparing the voltage of the data signal output by the source electrode driving chip with a preset reference voltage and correspondingly outputting a control signal;
and the power supply switching circuit is arranged to correspondingly output the first voltage or the second voltage according to the control signal.
Optionally, the voltage comparison circuit comprises a comparator and a preset reference voltage input terminal;
the positive phase input end of the comparator is connected with the output end of the source electrode driving chip, the negative phase input end of the comparator is connected with the preset reference voltage input end, and the output end of the comparator is the output end of the voltage comparison circuit.
Optionally, the power switching circuit includes a first switch tube and a second switch tube, an input end of the first switch tube is connected to the first voltage input end, an input end of the second switch tube is connected to the second voltage input end, a controlled end of the first switch tube, a controlled end of the second switch tube and an output end of the comparator are interconnected, an output end of the first switch tube is connected to an output end of the second switch tube, and a connection node of the first switch tube and the second switch tube is an output end of the power switching circuit.
Optionally, the first voltage and the second voltage have the same relative voltage with respect to the preset reference voltage and opposite polarities, and the preset reference voltage is a common electrode voltage.
Optionally, the switch circuit includes a third switch tube and a fourth switch tube, an input end of the third switch tube is connected to an output end of the voltage detection output circuit, an input end of the fourth switch tube is connected to an output end of the source driver chip, an output end of the third switch tube and an output end of the fourth switch tube are connected to pixels of the display panel, and a controlled end of the third switch tube and a controlled end of the fourth switch tube are configured to receive the first timing control signal or the second timing control signal.
The invention also provides a display panel driving circuit, which comprises a time sequence control board, a grid driving chip, a source driving chip and the charging circuit.
The invention also provides a display device which comprises a display panel and the display panel driving circuit.
The technical proposal of the invention adopts the data voltage input end, the first voltage input end, the second voltage input end, the voltage detection output circuit and the switch circuit to form the charging circuit for rapidly charging the pixels of the display panel, when the source driving chip is initially powered on, the voltage detection output circuit detects the voltage of the data signal output by the source driving chip, and correspondingly outputs a first voltage and a second voltage, the switch circuit receives the first timing control signal and connects the first input end with the first output end, the first voltage or the second voltage is used for quickly charging the pixels of the display panel, when the voltage of the pixel of the display panel reaches the preset target voltage after the preset time, the switch circuit receives the second time sequence control signal and connects the second input end with the output end, and the source driving chip charges the pixels of the display panel and completes fine charging until the charging is completed. The charging circuit of the invention divides the pixel charging of the display panel into two stages, and respectively carries out large-current quick charging and fine charging, thereby improving the pixel charging speed of the display panel.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the structures shown in the drawings without creative efforts.
FIG. 1 is a block diagram of a charging circuit according to an embodiment of the present invention;
FIG. 2 is a block diagram of a charging circuit according to another embodiment of the present invention;
fig. 3 is a schematic circuit diagram of a charging circuit according to an embodiment of the present invention;
fig. 4 is a block diagram of a display panel driving circuit according to an embodiment of the invention.
The implementation, functional features and advantages of the objects of the present invention will be further explained with reference to the accompanying drawings.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that the descriptions relating to "first", "second", etc. in the present invention are for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include at least one such feature. In addition, technical solutions between various embodiments may be combined with each other, but must be realized by a person skilled in the art, and when the technical solutions are contradictory or cannot be realized, such a combination should not be considered to exist, and is not within the protection scope of the present invention.
The present invention provides a charging circuit 300 configured to output data signals to charge pixels of a display panel 200.
As shown in fig. 1, fig. 1 is a block diagram of a charging circuit 300 according to an embodiment of the present invention, the charging circuit including:
a data voltage input terminal connected to an output terminal of the source driver chip 100;
a first voltage V1 input terminal and a second voltage V2 input terminal which are respectively connected with a first voltage V1 and a second voltage V2;
a voltage detection output circuit 10 configured to output the first voltage V1 or the second voltage V2 according to the data signal output by the source driver chip 100;
the switch circuit 20 comprises a first input end, a second input end, a controlled end and an output end, wherein the first input end is connected with the output end of the voltage detection output circuit 10, the second input end is connected with the data voltage input end, and the controlled end of the switch circuit 20 is set to be connected with a first time sequence control signal and a second time sequence control signal; the switch circuit 20 is configured to output the first voltage V1 or the second voltage V2 to the display panel 200 according to the first timing control signal; and outputting the data signal output by the source driver chip 100 according to the second timing control signal.
In the embodiment, the display panel 200 includes, but is not limited to, a liquid crystal display panel, an organic light emitting diode display panel, a field emission display panel, a plasma display panel, and a curved panel, and the liquid crystal panel includes a thin film transistor liquid crystal display panel, a TN (Twisted Nematic) panel, a VA (Vertical Alignment) panel, an IPS (In-Plane Switching) panel, and the like.
The source driving chip 100 is connected to the display panel 200 through a plurality of data lines, the source driving chip 100 outputs different data signals to each pixel of the display panel 200 through the plurality of data lines, and drives the pixels of the display panel 200 in cooperation with the gate driving chip 400 and the timing controller 50 to realize image display, in this embodiment, the pixels are single sub-pixels.
In this embodiment, the charging circuit 300 is disposed on each data line, when the charging circuit 300 is disposed in plural, the first voltage V1 input terminal and the second voltage V2 input terminal in the plural charging circuits 300 may be disposed in parallel, and the first voltage V1 and the second voltage V2 are correspondingly obtained from the first voltage V1 input terminal and the second voltage V2 input terminal, respectively, when charging is required, so that the connection lines between the charging circuit 300 and the power supply circuit configured to output the first voltage V1 and the second voltage V2 are reduced, and the structure of the display device is simplified.
The first voltage V1 and the second voltage V2 may be provided by separate power circuits, or by gamma circuits on the timing control board 500, it is understood that each sub-pixel of the display panel 200 is composed of a thin film transistor and a capacitor, the thin film transistor functions as an equivalent switch, the liquid crystal capacitor and the pixel storage capacitor together function as an equivalent capacitor, when the display panel 200 is turned on row by row, all sub-pixels of the row obtain data signals from the output terminal of the source driver chip 100 and charge the sub-pixel capacitors, so as to write and maintain the signal voltage of the pixel, the liquid crystal molecules in the sub-pixel region rotate under the voltage, the liquid crystal molecules are driven by the relative voltage at two ends of the sub-pixel capacitors, one end of the sub-pixel capacitors inputs the data signals, and the other end is connected to the common electrode, in this embodiment, the first voltage V1 is greater than the common electrode voltage Vcom, that is, the positive polarity voltage, the second voltage V2 is smaller than the common electrode voltage Vcom, that is, the negative polarity voltage, and the relative voltage of the first voltage V1 with respect to the common electrode voltage Vcom is equal to the relative voltage of the second voltage V2 with respect to the common electrode voltage Vcom, and the polarities are opposite, the voltage of any data signal output by the source driving chip 100 with respect to the common electrode voltage Vcom is smaller than the relative voltage of the first voltage V1 with respect to the common electrode voltage Vcom and larger than the relative voltage of the second voltage V2 with respect to the common electrode voltage Vcom, for simplifying understanding, the common electrode voltage Vcom can be equivalently 0V, then the first voltage V1 is V1, the second voltage V2 is-V1, and the voltage of the data signal output by the source driving chip 100 is between-V1 and V1.
In this embodiment, the first timing control signal and the second timing control signal may be output by the timing controller 50, or output by other control circuits, the time period of the first timing control signal and the second timing control signal received by the switch circuit 20 may be obtained through multiple tests in the manufacturing process of the display panel 200, or the pixel voltage is collected by the voltage collecting circuit 40 when the display panel 200 is driven and fed back to the control circuit or the timing controller 50, and the control circuit correspondingly outputs the first timing control signal and the second timing control signal according to the magnitude of the feedback signal.
The specific working process of the charging circuit 300 is as follows:
when the source driver chip 100 outputs the data signal, the voltage detection output circuit 10 detects the voltage polarity of the data signal output by the source driver chip 100, when the voltage polarity of the data signal is positive, the switch circuit 20 receives the first timing control signal to connect the first input terminal and the output terminal, outputs the first voltage V1 to the display panel 200, and quickly charges the pixels of the display panel 200 with the first voltage V1, after a preset time elapses or when it is detected that the pixel voltage of the display panel 200 is charged to a preset range of a desired voltage, the switch circuit 20 receives the second timing control signal to connect the second input terminal and the output terminal, and the data signal output by the source driver chip 100 continuously charges the display panel 200 to the desired voltage.
Similarly, when the voltage polarity of the data signal is negative, the switch circuit 20 receives the first timing control signal to connect the first input terminal and the output terminal, and outputs the second voltage V2 to the display panel 200, the second voltage V2 charges the pixels of the display panel 200 quickly, after the preset time elapses or when it is detected that the pixel voltage of the display panel 200 is charged to the preset range of the required voltage, the switch circuit 20 receives the second timing control signal to connect the second input terminal and the output terminal, and the data signal output by the source driver chip 100 continues to charge the display panel 200 to the required voltage.
The switch circuit 20 may be formed by a switch device or a switch chip with on/off capability, such as a plurality of switch tubes or a multiplexer switch, and may be specifically designed according to actual situations, which is not specifically limited herein.
The present invention adopts a data voltage input terminal, a first voltage V1 input terminal, a second voltage V2 input terminal, a voltage detection output circuit 10 and a switch circuit 20 to form a charging circuit 300 for rapidly charging pixels of a display panel 200, when a source driver chip 100 is initially powered on, the voltage detection output circuit 10 detects a voltage of a data signal output by the source driver chip 100 and correspondingly outputs a first voltage V1 and a second voltage V2, the switch circuit 20 receives a first timing control signal and connects the first input terminal and the first output terminal, the first voltage V1 or the second voltage V2 rapidly charges the pixels of the display panel 200, when a voltage of the pixels of the display panel 200 reaches a preset target voltage after a preset time, the switch circuit 20 receives a second timing control signal and connects the second input terminal and the output terminal, and the source driver chip 100 charges the pixels of the display panel 200, and finish the fine charging until the charging is completed. The charging circuit 300 of the present invention divides the pixel charging of the display panel 200 into two stages, and performs the large current fast charging and the fine charging, respectively, thereby increasing the pixel charging speed of the display panel 200.
As shown in fig. 2, fig. 2 is a block diagram of another embodiment of the charging circuit of the present invention, in this embodiment, the charging circuit 300 further includes:
a voltage acquisition circuit 40 configured to acquire the voltage of the pixel and output a voltage feedback signal correspondingly;
a timing controller 50 configured to output a first timing control signal when the voltage of the pixel is less than a preset target voltage; and outputting a second time sequence control signal when the voltage of the pixel is greater than or equal to the preset target voltage.
In this embodiment, the charging circuit 300 may perform charging control by directly detecting the voltage of the pixel of the display panel 200, and feed back the voltage to the timing controller 50, and the timing controller 50 outputs a corresponding timing control signal according to the feedback signal output by the voltage acquisition circuit 40.
When the pixel is charged, the voltage of the pixel collected by the voltage collecting circuit 40 is less than the preset target voltage, at this time, the voltage detection output circuit 10 outputs the first voltage V1 or the second voltage V2 to the first input end of the switch circuit 20, the timing controller 50 outputs the first timing control signal to the switch circuit 20, the first input end and the output end of the switch circuit 20 are communicated, the first voltage V1 charges the pixel, when the voltage of the pixel is charged to the preset target voltage, the timing controller 50 outputs the second timing control signal to the switch circuit 20, the second input end and the output end of the switch circuit 20 are communicated, and the pixel is charged by the source driver chip 100.
In this embodiment, the voltage acquisition circuit 40 may adopt a voltage dividing resistor or a transformer, and may specifically be selected according to actual conditions.
In an optional embodiment, a ratio of the preset target voltage to the voltage at the output terminal of the source driver chip 100 ranges from 0.8 to 0.9.
In this embodiment, in order to improve the pixel charging efficiency and avoid overcharging, when the pixel is charged by the first voltage V1 or the second voltage V2, the pixel is only required to be charged to 80% to 90% of the required voltage, and the voltage from the preset target voltage to the required voltage of the pixel is completed by the source driver chip 100, so as to improve the pixel charging efficiency.
As shown in fig. 3, fig. 3 is a schematic circuit diagram of a charging circuit 300 according to an embodiment of the present invention, and the voltage detection output circuit 10 includes:
a voltage comparison circuit 11 configured to compare a voltage of the data signal output by the source driver chip 100 with a preset reference voltage, and output a control signal correspondingly;
the power supply switching circuit 12 is configured to correspondingly output the first voltage V1 or the second voltage V2 according to the control signal.
In this embodiment, the predetermined reference voltage is the common electrode voltage Vcom, the common electrode voltage Vcom is outputted from the power management integrated circuit, the voltage value higher than the common electrode voltage Vcom is a positive voltage and the voltage value lower than the common electrode voltage Vcom is a negative voltage according to the definition of the pixel, the voltage comparison circuit 11 compares the voltage at the output terminal of the source driving chip 100 with the predetermined reference voltage, and determines whether the voltage at the output terminal of the source driving chip 100 is a positive polarity or a negative polarity according to the predetermined reference voltage, when the voltage of the data signal is detected to be the positive polarity, the power switching circuit 12 outputs the first voltage V1 to the switching circuit 20, and the switching circuit 20 outputs the first voltage V1 to the pixel of the display panel 200 for charging in the first stage, when the voltage of the data signal is detected to be the negative polarity, the power switching circuit 12 outputs the second voltage V2 to the switching circuit 20, the switch circuit 20 outputs the second voltage V2 to the pixels of the display panel 200 for the first stage of charging.
In an alternative embodiment, the relative voltages of the first voltage V1 and the second voltage V2 with respect to the preset reference voltage are equal in magnitude and opposite in polarity, and the preset reference voltage is a common electrode voltage Vcom.
In this embodiment, the first voltage V1 is a positive polarity voltage with respect to the common electrode voltage Vcom, the second voltage V2 is a negative polarity voltage with respect to the common electrode voltage Vcom, the first voltage V1 and the second voltage V2 are respectively equal to and opposite in polarity to the opposite voltage of the common electrode voltage Vcom, when the voltage detection output circuit 10 detects whether the voltage at the output end of the source driver chip 100 is a positive polarity or a negative polarity, the first voltage V1 or the second voltage V2 outputting the same polarity is output correspondingly to perform the first stage of charging for the pixel, the relative voltage between the first voltage V1 and the common electrode voltage Vcom is greater than the relative voltage between the voltage of any one of the data signals and the common electrode voltage Vcom, and the relative voltage between the second voltage V2 and the common electrode voltage Vcom is less than the relative voltage between the voltage of any one of the data signals and the common electrode voltage Vcom.
In an alternative embodiment, the first voltage V1 and the second voltage V2 are output by a gamma circuit, the gamma circuit may output the first voltage V1 and the second voltage V2 by using a gamma resistor string or a gamma chip, the gamma circuit outputs 14 reference voltages to the source driver chip 100, the first voltage V1 input terminal and the second voltage V2 input terminal of the charging circuit 300 are directly connected to the gamma circuit, and obtain the first voltage V1 and the second voltage V2 from the gamma circuit, and the first voltage V1 is a maximum reference voltage, the second voltage V2 is a minimum reference voltage, the first voltage V1 is about 15V, and the second voltage V2 is about 0.2V.
In an alternative embodiment, the voltage comparison circuit 11 includes a comparator D1 and a preset reference voltage input terminal;
the positive phase input terminal of the comparator D1 is connected to the output terminal of the source driver chip 100, the negative phase input terminal of the comparator D1 is connected to the preset reference voltage input terminal, and the output terminal of the comparator D1 is the output terminal of the voltage comparison circuit 11.
In this embodiment, the comparator D1 compares the voltage at the output terminal of the source driver chip 100 with the common electrode voltage Vcom, when the voltage at the output terminal of the source driver chip 100 is greater than the common electrode voltage Vcom, the voltage indicating the data signal output by the source driver chip 100 at this time is positive, the comparator D1 outputs high level at this time, the first voltage V1 input terminal is connected to the output terminal of the voltage detection output circuit 10, the first input terminal and the output terminal of the switch circuit 20 are connected, and the first voltage V1 charges the pixel.
When the voltage at the output terminal of the source driver chip 100 is lower than the common electrode voltage Vcom, which indicates that the voltage of the data signal output by the source driver chip 100 is negative at this time, the comparator D1 outputs a low level, the input terminal of the second voltage V2 is connected to the output terminal of the voltage detection output circuit 10, the first input terminal and the output terminal of the switch circuit 20 are connected, and the second voltage V2 charges the pixel.
In an optional embodiment, the power switching circuit 12 includes a first switch Q1 and a second switch Q2, an input terminal of the first switch Q1 is connected to the first voltage V1 input terminal, an input terminal of the second switch Q2 is connected to the second voltage V2 input terminal, a controlled terminal of the first switch Q1, a controlled terminal of the second switch Q2 and an output terminal of the comparator D1 are interconnected, an output terminal of the first switch Q1 is connected to an output terminal of the second switch Q2, and a connection node of the output terminal is the output terminal of the power switching circuit 12.
In this embodiment, when the voltage comparison circuit 11 outputs a high level, the first switch Q1 is turned on, the input terminal of the first voltage V1 is connected to the output terminal of the voltage detection output circuit 10, and the first input terminal and the output terminal of the switch circuit 20 are connected, and the first voltage V1 charges the pixel.
When the voltage comparison circuit 11 outputs a low level, the second switch Q2 is turned on, the input terminal of the second voltage V2 is connected to the output terminal of the voltage detection output circuit 10, the first input terminal and the output terminal of the switch circuit 20 are connected, and the second voltage V2 charges the pixel.
In this embodiment, the first switch transistor Q1 is an NMOS transistor, and the second switch transistor Q2 is a PMOS transistor.
In an alternative embodiment, the switch circuit 20 includes a third switch tube Q3 and a fourth switch tube Q4, an input terminal of the third switch tube Q3 is connected to the output terminal of the voltage detection output circuit 10, an input terminal of the fourth switch tube Q4 is connected to the output terminal of the source driver chip 100, output terminals of the third switch tube Q3 and the fourth switch tube Q4 are connected to the pixels of the display panel 200, and a controlled terminal of the third switch tube Q3 and a controlled terminal of the fourth switch tube Q4 are configured to receive the first timing control signal or the second timing control signal.
In this embodiment, the third switch tube Q3 is connected in series between the output end of the detection output circuit and the pixel, the fourth switch tube Q4 is connected in series between the source driver chip 100 and the pixel, when the pixel starts to charge, the voltage detection output circuit 10 correspondingly outputs the first voltage V1 and the second voltage V2 according to the voltage of the data signal of the source driver chip 100, at this time, the third switch tube Q3 receives the first timing control signal to turn on, the fourth switch tube Q4 receives the first timing control signal to turn off, the first voltage V1 or the second voltage V2 is output to the pixel, when the voltage of the pixel reaches the preset target voltage, the third switch tube Q3 receives the second timing control signal to turn off, the fourth switch tube Q4 receives the second timing control signal to turn on, and the source driver chip 100 is connected with the pixel of the display panel 200 to charge.
In this embodiment, the first timing control signal is at a high level, the second timing control signal is at a low level, the third switch Q3 is an NMOS transistor, the fourth switch Q4 is a PMOS transistor, and the interval between the first timing control signal and the second timing control signal is determined by the timing controller 50, and the interval can be obtained through multiple tests during the manufacturing process of the display panel 200, or the first timing control signal and the second timing control signal are obtained by collecting the pixel voltage through the voltage collecting circuit 40 and comparing the pixel voltage with a preset target according to the pixel voltage when the display panel 200 is driven, and are output correspondingly.
As shown in fig. 4, fig. 4 is a schematic block diagram of a display panel driving circuit according to an embodiment of the present invention, and the present invention further provides a display panel driving circuit, where the display panel driving circuit includes a timing control board 500, a gate driving chip 400, a source driving chip 100, and a charging circuit 300, and a specific structure of the charging circuit 300 refers to the above embodiments. The timing control board 500 includes a timing controller 50, a gamma circuit and a power management integrated circuit, the power management integrated circuit outputs digital working voltages to the source driver chip 100, the gate driver chip 400 and the timing controller 50, respectively, to generate a reference voltage for the gamma circuit, the reference voltage is converted by the gamma circuit and then outputs 14 reference voltages to the source driver chip 100, the source driver chip 100 correspondingly outputs multiple data signals to the display panel 200 for charging according to the reference voltage output by the gamma circuit, meanwhile, the gamma circuit outputs a first voltage V1 and a second voltage V2 to the charging circuit as a charging power source, the first voltage V1 and the second voltage V2 cooperate with the source driver chip 100 to complete pixel charging, and the source driver chip 100 and the gate driver chip 400 realize image display of the display panel 200.
The present invention further provides a display device, which includes a display panel 200 and a display panel driving circuit, and the specific structure of the display panel driving circuit refers to the above embodiments, and since the display device adopts all technical solutions of all the above embodiments, the display device at least has all beneficial effects brought by the technical solutions of the above embodiments, and details are not repeated herein.
The above description is only a preferred embodiment of the present invention, and is not intended to limit the scope of the present invention, and all modifications and equivalents of the present invention, which are made by the contents of the present specification and the accompanying drawings, or directly/indirectly applied to other related technical fields, are included in the scope of the present invention.
Claims (8)
1. A charging circuit configured to output a data signal to charge a pixel of a display panel, comprising:
the data voltage input end is connected with the output end of the source electrode driving chip;
a first voltage input terminal and a second voltage input terminal which are respectively connected with a first voltage and a second voltage;
the voltage detection output circuit is arranged for outputting the first voltage or the second voltage according to the data signal output by the source electrode driving chip;
the switch circuit comprises a first input end, a second input end, a controlled end and an output end, wherein the first input end is connected with the output end of the voltage detection output circuit, the second input end is connected with the data voltage input end, and the controlled end of the switch circuit is set to be connected with a first time sequence control signal and a second time sequence control signal; the switch circuit is configured to output the first voltage or the second voltage to a display panel according to the first timing control signal; outputting the data signal output by the source driving chip according to the second time sequence control signal;
the charging circuit further includes:
the voltage acquisition circuit is used for acquiring the voltage of the pixel and correspondingly outputting a voltage feedback signal;
a timing controller configured to output a first timing control signal when the voltage of the pixel is less than a preset target voltage; outputting a second time sequence control signal when the voltage of the pixel is greater than or equal to the preset target voltage;
the voltage detection output circuit includes:
the voltage comparison circuit is arranged for comparing the voltage of the data signal output by the source electrode driving chip with a preset reference voltage and correspondingly outputting a control signal;
the power supply switching circuit is set to correspondingly output the first voltage or the second voltage according to the control signal;
specifically, when the data signal is greater than a preset reference voltage and the voltage of the pixel is less than a preset target voltage, the power switching circuit outputs the first voltage to the display panel through the switch circuit to rapidly charge the pixel in the display panel; when the voltage of the pixel is charged to be equal to or greater than a preset target voltage, the switch circuit stops outputting the first voltage, and outputs a data signal output by the source driving chip to a display panel to finely charge the pixel in the display panel;
when the data signal is smaller than a preset reference voltage and the voltage of the pixel is smaller than a preset target voltage, the power supply switching circuit outputs the second voltage to the display panel through the switch circuit so as to rapidly charge the pixel in the display panel; when the voltage of the pixel is charged to be equal to or greater than a preset target voltage, the switch circuit stops outputting the second voltage, and outputs the data signal output by the source driving chip to the display panel to finely charge the pixel in the display panel.
2. The charging circuit of claim 1, wherein a ratio of the preset target voltage to a voltage at an output terminal of the source driver chip is in a range of 0.8 to 0.9.
3. The charging circuit of claim 1, wherein the voltage comparison circuit comprises a comparator and a preset reference voltage input;
the positive phase input end of the comparator is connected with the output end of the source electrode driving chip, the negative phase input end of the comparator is connected with the preset reference voltage input end, and the output end of the comparator is the output end of the voltage comparison circuit.
4. The charging circuit of claim 3, wherein the power switching circuit comprises a first switch tube and a second switch tube, an input terminal of the first switch tube is connected to the first voltage input terminal, an input terminal of the second switch tube is connected to the second voltage input terminal, the controlled terminal of the first switch tube, the controlled terminal of the second switch tube and the output terminal of the comparator are interconnected, an output terminal of the first switch tube is connected to an output terminal of the second switch tube, and a connection node of the first switch tube and the second switch tube is the output terminal of the power switching circuit.
5. The charging circuit of claim 1, wherein the first voltage and the second voltage have the same relative voltage and opposite polarity with respect to the predetermined reference voltage, and the predetermined reference voltage is a common electrode voltage.
6. The charging circuit of claim 1, wherein the switching circuit comprises a third switching tube and a fourth switching tube, an input terminal of the third switching tube is connected with an output terminal of the voltage detection output circuit, an input terminal of the fourth switching tube is connected with an output terminal of the source driver chip, an output terminal of the third switching tube and an output terminal of the fourth switching tube are connected with a pixel of the display panel, and a controlled terminal of the third switching tube and a controlled terminal of the fourth switching tube are configured to receive the first timing control signal or the second timing control signal.
7. A display panel driving circuit, comprising a timing control board, a gate driving chip, a source driving chip and the charging circuit of any one of claims 1 to 6.
8. A display device comprising a display panel and the display panel driver circuit according to claim 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811540785.6A CN109285526B (en) | 2018-12-14 | 2018-12-14 | Charging circuit, display panel driving circuit and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811540785.6A CN109285526B (en) | 2018-12-14 | 2018-12-14 | Charging circuit, display panel driving circuit and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109285526A CN109285526A (en) | 2019-01-29 |
| CN109285526B true CN109285526B (en) | 2021-11-05 |
Family
ID=65173969
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811540785.6A Active CN109285526B (en) | 2018-12-14 | 2018-12-14 | Charging circuit, display panel driving circuit and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109285526B (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110459181B (en) * | 2019-06-10 | 2021-08-06 | 重庆惠科金渝光电科技有限公司 | Detection circuit and detection method of display panel and display device |
| CN112904702A (en) * | 2021-01-26 | 2021-06-04 | 京东方科技集团股份有限公司 | Power supply circuit, display device and intelligent wrist-watch |
| CN113223469B (en) * | 2021-03-15 | 2023-02-10 | 重庆惠科金渝光电科技有限公司 | Display device and display panel thereof |
| CN114005418B (en) * | 2021-10-29 | 2022-09-20 | 绵阳惠科光电科技有限公司 | Common voltage generating circuit, display panel driving circuit and display device |
| CN114283734B (en) * | 2022-01-28 | 2024-02-27 | 绵阳惠科光电科技有限公司 | Data driving protection circuit, device, display panel and display |
| CN117242509A (en) * | 2022-04-14 | 2023-12-15 | 京东方科技集团股份有限公司 | Display driving circuit and display device |
| CN115424597A (en) * | 2022-09-21 | 2022-12-02 | 京东方科技集团股份有限公司 | Display panel, and driving circuit and driving method of display panel |
| CN115665926B (en) * | 2022-11-14 | 2023-03-10 | 灿芯半导体(成都)有限公司 | LED driving chip of second-order charge-discharge circuit |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1504984A (en) * | 2002-11-29 | 2004-06-16 | 统宝光电股份有限公司 | Driving method and circuit for liquid crystal display panel |
| KR20080107855A (en) * | 2007-06-08 | 2008-12-11 | 삼성전자주식회사 | Display and driving method the smae |
| CN101467200A (en) * | 2006-09-28 | 2009-06-24 | 夏普株式会社 | Liquid crystal display apparatus, driver circuit, driving method and television receiver |
| CN101887698A (en) * | 2009-05-14 | 2010-11-17 | 奇景光电股份有限公司 | Low-power consumption source driver and drive method |
| CN103714779A (en) * | 2013-12-19 | 2014-04-09 | 电子科技大学 | Source driving circuit and driving method of active matrix/organic light emitting diode (AMOLED) pixel array |
| CN104751815A (en) * | 2015-02-11 | 2015-07-01 | 深圳市华星光电技术有限公司 | Drive control method of liquid crystal display panel pixels and liquid crystal display panel |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3707055B2 (en) * | 2002-12-02 | 2005-10-19 | 沖電気工業株式会社 | LCD driver circuit |
| KR20080016048A (en) * | 2006-08-17 | 2008-02-21 | 엘지전자 주식회사 | Panel driving circuit driving the panel using an active pre-charge voltage |
| KR101731032B1 (en) * | 2016-06-14 | 2017-04-27 | 주식회사 이노액시스 | Source Driver Capable of High Speed Charging and Discharging |
-
2018
- 2018-12-14 CN CN201811540785.6A patent/CN109285526B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1504984A (en) * | 2002-11-29 | 2004-06-16 | 统宝光电股份有限公司 | Driving method and circuit for liquid crystal display panel |
| CN101467200A (en) * | 2006-09-28 | 2009-06-24 | 夏普株式会社 | Liquid crystal display apparatus, driver circuit, driving method and television receiver |
| KR20080107855A (en) * | 2007-06-08 | 2008-12-11 | 삼성전자주식회사 | Display and driving method the smae |
| CN101887698A (en) * | 2009-05-14 | 2010-11-17 | 奇景光电股份有限公司 | Low-power consumption source driver and drive method |
| CN103714779A (en) * | 2013-12-19 | 2014-04-09 | 电子科技大学 | Source driving circuit and driving method of active matrix/organic light emitting diode (AMOLED) pixel array |
| CN104751815A (en) * | 2015-02-11 | 2015-07-01 | 深圳市华星光电技术有限公司 | Drive control method of liquid crystal display panel pixels and liquid crystal display panel |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109285526A (en) | 2019-01-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109285526B (en) | Charging circuit, display panel driving circuit and display device | |
| US9898984B2 (en) | GOA circuit, display device and drive method of GOA circuit | |
| US11482148B2 (en) | Power supply time sequence control circuit and control method thereof, display driver circuit, and display device | |
| US20140085289A1 (en) | Circuit For Eliminating Shutdown Afterimages of A Display Device | |
| JP2008310317A (en) | Drive unit for liquid crystal display, and liquid crystal display containing the same | |
| EP3029664B1 (en) | Voltage supply unit and display device having the same | |
| US7825887B2 (en) | Gate driver | |
| US10043468B2 (en) | Pixel circuit and driving method therefor, display panel and display apparatus | |
| JP2006106690A (en) | Driving voltage generating circuit and display device including same | |
| KR20060136168A (en) | Display device and driving apparatus therefor | |
| JP2007011346A (en) | Display device and drive apparatus for the display device | |
| KR101264714B1 (en) | LCD and drive method thereof | |
| US9978326B2 (en) | Liquid crystal display device and driving method thereof | |
| US8169392B2 (en) | Liquid crystal display with low flicker and driving method thereof | |
| CN109509449B (en) | Current regulating circuit, driving circuit and display device | |
| TW201417082A (en) | Self-detection charge sharing module | |
| KR101202578B1 (en) | Apparatus and method for driving backlight of LCD | |
| CN109584825B (en) | Display driving assembly and display device | |
| EP3657654A1 (en) | Direct current voltage conversion circuit, direct current voltage conversion method, and liquid crystal display device | |
| CN109523971B (en) | Display panel drive circuit and display device | |
| CN103105712B (en) | Display module and liquid crystal display | |
| US10679570B2 (en) | Power supply module of driving device in display system, related driving device and power supply method | |
| KR101818465B1 (en) | Driving apparatus for liquid crystal display device | |
| US8558821B2 (en) | Power device capable of improving flicker of a liquid crystal display, liquid crystal display capable of improving flicker, and method capable of improving flicker of a liquid crystal display | |
| US9230499B2 (en) | Source driving apparatus with power saving mechanism and flat panel display using the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |