CN1504984A - Driving method and circuit for liquid crystal display panel - Google Patents
Driving method and circuit for liquid crystal display panel Download PDFInfo
- Publication number
- CN1504984A CN1504984A CNA021530254A CN02153025A CN1504984A CN 1504984 A CN1504984 A CN 1504984A CN A021530254 A CNA021530254 A CN A021530254A CN 02153025 A CN02153025 A CN 02153025A CN 1504984 A CN1504984 A CN 1504984A
- Authority
- CN
- China
- Prior art keywords
- mentioned
- accurate
- display unit
- voltage
- preliminary filling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Liquid Crystal Display Device Control (AREA)
- Liquid Crystal (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention is a method to drive a liquid crystal display panel, and the panel includes plural display units and corresponding film transistors, coupling a common bit reference and plural corresponding data electrodes and grid electrodes. It includes the steps: provide a precharge pulse and a video signal for the data electrodes; then provide scanning signal for the grid electrodes; it also advances a liquid crystal display panel drive circuit, including: a grid driver to give a scanning signal to the grid electrodes; a precharge pulse generator to provide a precharge pulse for the data electrodes; and a data driver to provide a video signal for the data electrodes.
Description
Technical field
The present invention relates to lcd technology, especially a kind of driving method for liquid crystal display panel and driving circuit, can adopt pre-charge (pre-charge) mode drive LCD (liquid crystalDlsplay, LCD).
Background technology
Present LCD known has comprised a plurality of pixels (pixel) of lining up array-like, and the cross-pressure that the liquid crystal in each pixel is subjected on it is controlled, and can change the penetrance of liquid crystal, to show required GTG on the screen.
Fig. 1 represents the schematic equivalent circuit of known display panels (liquid crystal Dlsplay pane is hereinafter to be referred as the LCD panel) and peripheral driving circuit thereof.As shown in the figure, on the LCD panel 1 be by crisscross information electrode (with D1, D2 ... Dm represents) and gate electrode (with G1, G2 ... Gn represents) be interwoven, staggered information electrode and the gate electrode of each group can be used for controlling a display unit (Dlsplay unit), and for example information electrode D1 and gate electrode G1 can be used for controlling display unit 200.As shown in the figure, the equivalent electrical circuit of each display unit mainly comprise control data enter the thin film transistor (TFT) of usefulness (Q11～Q1m, Q21～Q2m ..., Qn1～Qnm) and storage capacitors (C11～C1m, C21～C2m ..., Cn1～Cnm).The grid of thin film transistor (TFT) and drain electrode are connected gate electrode (G1～Gn) and information electrode (D1～Dm) respectively, by the gate electrode (sweep signal on the G1～Gn), can conducting or close all thin film transistor (TFT)s on the same row (that is same sweep trace), (whether the video signal (video signal) on the D1～Dm) can be written in the corresponding display unit to use the control data electrode.Mandatory declaration be that each display unit is the single bright spot on the corresponding LCD panel.That is for monochromatic LCD, each display unit is corresponding to single pixel (pixel); For color LCD, each display unit then is corresponding single pixel (subpixel), can be respectively red (representing with R), blue (representing with B) or green (representing with G), in other words, the inferior pixel of one group of RGB (three display units) can constitute single pixel.In addition, in Fig. 1, express the driving circuit section of LCD panel 1 simultaneously.Gate drivers (gate driver) the 10th, according to set scanning sequency, send each gate electrode G1, G2 ..., the sweep signal on the Gn.When being loaded with sweep signal on a certain gate electrode, can make same list or same sweep trace on thin film transistor (TFT) in all display units be conducting state.When a certain sweep trace is selected, the image data that data driver 20 shows according to the spy, via information electrode D1, D2 ... Dm, send corresponding video signal to m display unit of these row.After gate drivers 10 is finished once scanning motion on all n column scan lines, i.e. the display action of single picture frame (frame) is finished in expression.Therefore, heavily cover scanning each sweep trace and send the purpose that video signal just can reach continuous show image.Wherein, signal CRT represents the scan control information that gate drivers 10 is received; Signal LD represents data bolt-lock (latch) signal of data driver 20, and signal DATA then represents to import image information.
Generally information electrode D1, D2 ..., the video signal that transmitted on the Dm, relation according between itself and the common electrode voltage VCOM can be divided into two kinds of positive polarity video signal (positive videosignal) and negative polarity video signals (negative video signal).The positive polarity video signal is meant that its current potential is higher than common electrode voltage VCOM, and according to the GTG value difference of its representative, and actual potential is between voltage Vp1 and voltage Vp2 (general more near common electrode voltage VCOM person corresponding to lower GTG value) then.Relatively, the negative polarity video signal is meant that its current potential is lower than common electrode voltage VCOM, and according to the GTG value difference of its representative, actual potential is between voltage Vn1 and voltage Vn2 (similarly, more near common electrode voltage VCOM person corresponding to lower GTG value).When same GTG value was represented with positive polarity video signal and negative polarity video signal respectively, display effect was the same in principle, but a little difference is in fact still arranged.In addition, be subjected to single polarity electric field bias constantly, cause the liquid crystal molecule life-span to shorten, so the single display unit can receive the video signal of opposite polarity respectively when odd number picture frame and even number picture frame in order to prevent liquid crystal molecule.
Then, see also Fig. 2, Fig. 2 shows the timing diagram of liquid crystal cross-pressure corresponding to each interarea.Figure 2 shows that the sequential of original video signal, be that 60Hz is an example at this with picture speed (frame rate), so the time of each picture is 16.6ms.At this moment, the stored voltage (pixel voltage) of storage capacitors (liquid crystal) will slowly reach the cross-pressure that it applied, as shown shown in the dotted line in.
In order to quicken the speed that pixel voltage reaches video signal position standard, the position that can improve in advance on the data line is accurate, and its mode is to make the magnitude of voltage of liquid crystal molecule gray scale variation maximum by accurate just the being charged in advance/negative polarity with information electrode.By above-mentioned pre-charge (pre-charging) technology, voltage is changed in advance, to reach the pixel voltage of target ahead of time, make LCD can show due GTG more really.
Yet, tradition pre-charge technology when positive-negative polarity all in advance the mode of charge/discharge information electrode its shortcoming is arranged, because the result of charge/discharge in advance, may cause excessive charge/discharge and cause last pixel voltage must be modified to target voltage, prolong the time that reaches target voltage on the contrary.Therefore, must scrupulous opportunity of considering to use pre-charge.
Judge to carry out the opportunity of pre-charge, can decide according to the drain current Id amount of the source/drain electrode of the thin film transistor (TFT) of flowing through, its reason is that drain current Id measures the speed that liquid crystal molecule is discharged and recharged that directly influenced.The size of drain current Id is that the voltage that is subjected to film crystal tube grid, drain electrode and source electrode influences.Its formula is as follows:
Id＝μ(W/L)Cins(Vgs-Vth)Vds (1)
Wherein, μ is the movement of electrons rate, W and L are respectively the width and the length of thin film transistor (TFT), Cins is the electric capacity of film crystal tube grid, Vgs is the pressure reduction between film crystal tube grid and the source electrode, Vth is the critical voltage of thin film transistor (TFT) conducting, and VdS is the pressure reduction between thin film transistor (TFT) drain electrode and the source electrode.
By (1) formula as can be known, when source voltage during more near grid voltage, Vgs is more little, thereby Id is more little.With N type thin film transistor (TFT) is example, and when the position standard of the signal of video signal that is provided when data driver 20 was higher than liquid crystal pixel voltage, carried out the action of charging to liquid crystal pixel this moment, so the source voltage of thin film transistor (TFT) is a pixel voltage.When the position standard of the signal of video signal that is provided when data driver 20 was lower than liquid crystal pixel voltage, carried out the action of discharge to liquid crystal pixel this moment, so the source voltage of thin film transistor (TFT) is that the position of signal of video signal is accurate.So Vgs is less one a pressure reduction between grid voltage and accurate Vvideo in signal of video signal position and the pixel voltage Vpixel.
Vgs＝Vg
(on)-(Min[Vvideo，Vpixel])
At this, suppose Vg
(on)Be 12V, the scope of Vvideo and Vpixel is 1.5V～8.9V.When negative polarity, Vvideo is 1.5V, and this moment, Vpixel was greater than Vvideo, so Vgs is 10.5V.This voltage difference is apart from making thin film transistor (TFT) that enough electric current I d are provided.When positive polarity, this moment, Vgs can be along with grid voltage Vg
(on)With Vvideo or Vpixel near and diminish, this moment, pixel voltage change had following state:
1. when liquid crystal pixel was charged, this moment, Vvideo was 8.9V, and Vpixel is 7.4v, and then Vgs is 4.6V (Vgs=Vg
(on)-Vpixel=4.6V).And because pixel voltage Vpixel can raise gradually because of charging, so Vgs can reduce gradually, and then makes Id diminish, thereby the time that causes pixel voltage Vpixel being charged to the target bit standard will increase.
2. when liquid crystal pixel was discharged, this moment, Vvideo was 7.4V, and Vpixel is 8.9V, and then Vgs is 4.6V (Vgs=Vg
(on)-Vvideo=4.6V).And Vgs can be discharged to Vvideo and become big gradually with pixel voltage Vpixel, so Id increases gradually, and the time that therefore pixel voltage Vpixel is discharged to the target bit standard is shorter.Therefore, only when positive polarity is charged to liquid crystal pixel, just need to carry out the action of preliminary filling.In addition, situation discussed above is a thin film transistor (TFT) when being the N type, if when thin film transistor (TFT) is the P type, only when negative polarity is discharged to liquid crystal pixel, just needs the action of execution preliminary filling.
Summary of the invention
In view of this, in order to address the above problem, fundamental purpose of the present invention is to provide a kind of liquid crystal display panel drive circuit and driving method, and reach the speed of both locating standard to accelerate pixel the opportunity of carrying out pre-charge by appropriate selection.
For obtaining above-mentioned purpose, the present invention proposes a kind of driving method for liquid crystal display panel, be applicable to a display panels, display panels comprises a plurality of display units and corresponding N type or the P type film transistor of fighting, and couples accurate and corresponding information electrode and the gate electrode of a common bits respectively.At first, provide preliminary filling pulse and signal of video signal to information electrode, wherein the position of preliminary filling pulse is accurate is that to be higher than common bits accurate and make the magnitude of voltage of the gray scale variation maximum of display unit during in positive polarity in display unit, and is that to be lower than common bits accurate and be higher than the magnitude of voltage of the gray scale variation maximum that makes display unit during in negative polarity in display unit.At last, provide sweep signal to above-mentioned gate electrode.
In addition, the present invention proposes a kind of liquid crystal display panel drive circuit, is applicable to display panels.Display panels comprises a plurality of display units and corresponding thin film transistor (TFT) (can be N type or P type), couples accurate and corresponding information electrode and the gate electrode of a common bits respectively.Wherein LCD driving mechanism comprises gate drivers, preliminary filling pulse generator, and data driver.Gate drivers is in order to send sweep signal to gate electrode.The preliminary filling pulse generator is in order to provide the preliminary filling pulse to information electrode, wherein the position of preliminary filling pulse is accurate is that to be higher than common bits accurate and be lower than the magnitude of voltage of the gray scale variation maximum that makes display unit during in positive polarity in display unit, and is that to be lower than common bits accurate and make the magnitude of voltage of the gray scale variation maximum of display unit during in negative polarity in display unit.The data driver is in order to provide signal of video signal to information electrode.
Description of drawings
Fig. 1 represents the schematic equivalent circuit of known liquid crystal display panel of thin film transistor and peripheral driving circuit thereof;
Fig. 2 shows the timing diagram of liquid crystal cross-pressure corresponding to each picture;
Fig. 3 shows according to the display unit of the described LCD of the embodiment of the invention and the synoptic diagram of driving circuit thereof;
Fig. 4 is the signal timing diagram that shows according to the described LCD of the embodiment of the invention.
Embodiment
Fig. 3 shows according to the display unit of the described LCD of the embodiment of the invention and the synoptic diagram of driving circuit thereof, only shows the circuit structure of single display unit at this, and whole LCD circuit has shown in Fig. 1, does not repeat them here.Information electrode Dm and gate electrode Gn are used for controlling a display unit (Dlsplay unit).As shown in the figure, the equivalent electrical circuit of each display unit comprises that mainly the control display data enters the thin film transistor (TFT) Qmn and the storage capacitors Cmn of usefulness.The grid of thin film transistor (TFT) is connected gate electrode Gn and information electrode Dm respectively with drain electrode, by the sweep signal on the gate electrode Gn, can conducting or close all thin film transistor (TFT)s on the same row (that is same sweep trace), whether nationality can be written in the corresponding display unit with the video signal on the control data electrode Dm (video signal).In addition, transmitting grid 61 and 62 is in order to the demonstration of certain section in the control display panels, is subjected to switching signal HSW and PSW respectively and controls.Mandatory declaration be the single bright spot on the corresponding LCD panel of each display unit.That is for monochromatic LCD, each display unit is corresponding to single pixel (pixel); For colored L (for the CD, each display unit then is corresponding single pixel (subpixel), can be respectively red (representing with R), blue (representing with B) or green (representing with G), in other words, the inferior pixel of one group of RGB (three display units) can constitute single pixel.
In addition, express simultaneously in Fig. 3, driving circuit section gate drivers (gatedriver) the 30th according to set scanning sequency, is sent the sweep signal (or claiming the scanning pulse wave) on each gate electrode.When being loaded with sweep signal on a certain gate electrode, can make same list or same sweep trace on thin film transistor (TFT) in all display units be conducting state.When a certain sweep trace was selected, data driver 40 was sent corresponding video signal (GTG value) according to image data to be shown to m display unit of these row via information electrode Dm.
In addition, according to the embodiment of the invention, preliminary filling pulse generator 50 provides the preliminary filling pulse to information electrode Dm, according to previous explanation, the position of preliminary filling pulse is accurate to be the magnitude of voltage (utmost point on the occasion of) that is higher than the accurate VCOM of common bits and makes the gray scale variation maximum of display unit during in positive polarity in display unit, and display unit is when negative polarity, the position of preliminary filling pulse is accurate to be the magnitude of voltage that is lower than the accurate VCOM of common bits and is higher than the gray scale variation maximum that makes display unit, that is be not the magnitude of voltage (utmost point negative value) that makes the gray scale variation maximum of display unit, so the position of preliminary filling pulse when negative polarity will definitely be the middle GTG value or the accurate VCOM of common bits of negative polarity, even can not provide.
In addition, in the present embodiment, be to be example for the N type with the thin film transistor (TFT), when if thin film transistor (TFT) is the P type, then the position of preliminary filling pulse is accurate is the magnitude of voltage (utmost point negative value) that is lower than the accurate VCOM of common bits and makes the gray scale variation maximum of display unit in display unit during in negative polarity, and display unit is when positive polarity, the position of preliminary filling pulse is accurate to be the magnitude of voltage that is higher than the accurate VCOM of common bits and is lower than the gray scale variation maximum that makes display unit, that is be not the magnitude of voltage (utmost point on the occasion of) of the gray scale variation maximum that makes display unit, so the position of preliminary filling pulse when positive polarity will definitely be the middle GTG value or the accurate VCOM of common bits of positive polarity, even can not provide.
Fig. 4 shows the signal timing diagram according to the described LCD of the embodiment of the invention.When this was 8.9V with positive polarity and object pixel voltage, the preliminary filling pulse that applies 8.9V was an example.At first, preliminary filling pulse generator 50 provides the preliminary filling pulse to transmitting grid 62, and when switching signal PSW conducting transmitted grid 62, the accurate thereby raising in the position of information electrode Dm reached and the preliminary filling pulsion phase accurate 8.9V in position together.Next, when the grid that receives high levels as gate electrode Gn scans signal, because capacitive coupling effect, the position standard of information electrode descends a little, and pixel voltage raises, and after switching signal HSW conducting transmitted grid 61, the video signal (8.9V) that data driver 40 is provided made accurate continuation the in the position of information electrode and pixel voltage rise, up to reaching the accurate 8.9V of desired value.At this,, therefore only show video signal because the position of preliminary filling pulse is accurate identical with video signal.
Preliminary filling action by this can make the position standard of information electrode and pixel improve in advance, makes pixel voltage Vpixel can more early reach the position standard of target.In addition, under the situation of N type thin film transistor (TFT), when negative polarity, do not need to carry out the action of preliminary filling, if will carry out, will avoid being charged in advance the negative value that is lower than the accurate VCOM of common bits yet, influence the speed that pixel voltage reaches the target bit standard to avoid excessive preliminary filling.
Though the present invention discloses as above with preferred embodiment; right its is not in order to qualification the present invention, any those who are familiar with this art, without departing from the spirit and scope of the invention; when can doing a little change and retouching, so the present invention's protection domain is as the criterion when looking claims scope person of defining.
Claims (8)
1. driving method for liquid crystal display panel, be applicable to a display panels, above-mentioned display panels comprises a plurality of display units and corresponding N type thin film transistor (TFT), couple accurate and corresponding a plurality of information electrodes and the gate electrode of a common bits respectively, it is characterized in that: above-mentioned driving method for liquid crystal display panel comprises the following steps:
Provide a preliminary filling pulse and a signal of video signal to above-mentioned information electrode, the position of wherein above-mentioned preliminary filling pulse is accurate to be that to be higher than above-mentioned common bits accurate and make the magnitude of voltage of the gray scale variation maximum of above-mentioned display unit during in positive polarity in above-mentioned display unit, and is that to be lower than above-mentioned common bits accurate and be higher than the magnitude of voltage of the gray scale variation maximum that makes above-mentioned display unit during in negative polarity in above-mentioned display unit; And
Provide sweep signal to above-mentioned gate electrode.
2. the method for claim 1 is characterized in that: the position of above-mentioned preliminary filling pulse is accurate, and slightly to be lower than above-mentioned common bits during in negative polarity approximately in above-mentioned display unit accurate and make the magnitude of voltage of gray scale variation maximum of above-mentioned display unit and the mean value of above-mentioned common bits standard.
3. the method for claim 1 is characterized in that: the position of above-mentioned preliminary filling pulse is accurate to be above-mentioned common bits standard in above-mentioned display unit during in negative polarity.
4. driving method for liquid crystal display panel, be applicable to a display panels, above-mentioned display panels comprises a plurality of display units and corresponding P type thin film transistor (TFT), couple accurate and corresponding a plurality of information electrodes and the gate electrode of a common bits respectively, it is characterized in that: above-mentioned driving method for liquid crystal display panel comprises the following steps:
Provide a preliminary filling pulse and a signal of video signal to above-mentioned information electrode, the position of wherein above-mentioned preliminary filling pulse is accurate to be that to be higher than above-mentioned common bits accurate and be lower than the magnitude of voltage of the gray scale variation maximum that makes above-mentioned display unit during in positive polarity in above-mentioned display unit, and is that to be lower than above-mentioned common bits accurate and make the magnitude of voltage of the gray scale variation maximum of above-mentioned display unit during in negative polarity in above-mentioned display unit; And
Provide sweep signal to above-mentioned gate electrode.
5. method as claimed in claim 4 is characterized in that: the position of above-mentioned preliminary filling pulse is accurate, and slightly to be higher than above-mentioned common bits during in positive polarity approximately in above-mentioned display unit accurate and make the magnitude of voltage of gray scale variation maximum of above-mentioned display unit and the mean value of above-mentioned common bits standard.
6. method as claimed in claim 4 is characterized in that: the position of above-mentioned preliminary filling pulse is accurate to be above-mentioned common bits standard in above-mentioned display unit during in positive polarity.
7. liquid crystal display panel drive circuit, be applicable to a display panels, above-mentioned display panels comprises a plurality of display units and corresponding thin film transistor (TFT), couple accurate and corresponding a plurality of information electrodes and the gate electrode of a common bits respectively, it is characterized in that: above-mentioned liquid crystal display drive circuit comprises:
One gate drivers is in order to send sweep signal to above-mentioned gate electrode;
One preliminary filling pulse generator, in order to provide a preliminary filling pulse to above-mentioned information electrode, the position of wherein above-mentioned preliminary filling pulse is accurate to be that to be higher than above-mentioned common bits accurate and be lower than the magnitude of voltage of the gray scale variation maximum that makes above-mentioned display unit during in positive polarity in above-mentioned display unit, and is that to be lower than above-mentioned common bits accurate and make the magnitude of voltage of the gray scale variation maximum of above-mentioned display unit during in negative polarity in above-mentioned display unit; And
One data driver is in order to provide a signal of video signal to above-mentioned information electrode.
8. liquid crystal display panel drive circuit as claimed in claim 7 is characterized in that: above-mentioned thin film transistor (TFT) is a N type thin film transistor (TFT).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021530254A CN1301499C (en) | 2002-11-29 | 2002-11-29 | Driving method and circuit for liquid crystal display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021530254A CN1301499C (en) | 2002-11-29 | 2002-11-29 | Driving method and circuit for liquid crystal display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1504984A true CN1504984A (en) | 2004-06-16 |
| CN1301499C CN1301499C (en) | 2007-02-21 |
Family
ID=34234886
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB021530254A Expired - Fee Related CN1301499C (en) | 2002-11-29 | 2002-11-29 | Driving method and circuit for liquid crystal display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1301499C (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100461253C (en) * | 2005-02-26 | 2009-02-11 | 三星电子株式会社 | LCD and its driving method |
| US7804471B2 (en) | 2006-04-07 | 2010-09-28 | Innocom Technology (Shenzhen) Co., Ltd. | Liquid crystal display and driving method and driving circuit thereof |
| CN101114415B (en) * | 2006-07-25 | 2011-01-12 | 元太科技工业股份有限公司 | Driving mechanism of bistable state display and method thereof |
| CN101465104B (en) * | 2007-12-19 | 2012-07-18 | 统宝光电股份有限公司 | Electronic device, display device and drive circuit |
| TWI396179B (en) * | 2009-08-26 | 2013-05-11 | Raydium Semiconductor Corp | Low power driving method for a display panel and driving circuit therefor |
| CN109285526A (en) * | 2018-12-14 | 2019-01-29 | 惠科股份有限公司 | Charging circuit, display panel driving circuit and display device |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2831518B2 (en) * | 1992-10-30 | 1998-12-02 | シャープ株式会社 | Display device drive circuit |
| US6020870A (en) * | 1995-12-28 | 2000-02-01 | Advanced Display Inc. | Liquid crystal display apparatus and driving method therefor |
| JP3704716B2 (en) * | 1997-07-14 | 2005-10-12 | セイコーエプソン株式会社 | Liquid crystal device and driving method thereof, and projection display device and electronic apparatus using the same |
| JP2001202066A (en) * | 1999-11-09 | 2001-07-27 | Sharp Corp | Image display device and its driving method |
| TW567457B (en) * | 2001-04-25 | 2003-12-21 | Au Optronics Corp | Biased voltage compensation driving method of thin film liquid crystal display |
-
2002
- 2002-11-29 CN CNB021530254A patent/CN1301499C/en not_active Expired - Fee Related
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100461253C (en) * | 2005-02-26 | 2009-02-11 | 三星电子株式会社 | LCD and its driving method |
| US7907106B2 (en) | 2005-02-26 | 2011-03-15 | Samsung Electronics Co., Ltd. | Liquid crystal display and driving method thereof |
| US7804471B2 (en) | 2006-04-07 | 2010-09-28 | Innocom Technology (Shenzhen) Co., Ltd. | Liquid crystal display and driving method and driving circuit thereof |
| CN101114415B (en) * | 2006-07-25 | 2011-01-12 | 元太科技工业股份有限公司 | Driving mechanism of bistable state display and method thereof |
| CN101465104B (en) * | 2007-12-19 | 2012-07-18 | 统宝光电股份有限公司 | Electronic device, display device and drive circuit |
| TWI396179B (en) * | 2009-08-26 | 2013-05-11 | Raydium Semiconductor Corp | Low power driving method for a display panel and driving circuit therefor |
| CN109285526A (en) * | 2018-12-14 | 2019-01-29 | 惠科股份有限公司 | Charging circuit, display panel driving circuit and display device |
| CN109285526B (en) * | 2018-12-14 | 2021-11-05 | 惠科股份有限公司 | Charging circuit, display panel driving circuit and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1301499C (en) | 2007-02-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3333138B2 (en) | Driving method of liquid crystal display device | |
| JP3234131B2 (en) | Liquid crystal display | |
| TWI415049B (en) | Display device and driving method therefor | |
| US8120598B2 (en) | Low-leakage gate lines driving circuit for display device | |
| CN101512628B (en) | Active matrix substrate, and display device having the substrate | |
| CN100481194C (en) | Active matrix display device and driving method of same | |
| CN101933075B (en) | Display device and driving control method for the same | |
| US8907883B2 (en) | Active matrix type liquid crystal display device and drive method thereof | |
| US20170011695A1 (en) | Display device with idle periods for data signals | |
| US20050007324A1 (en) | Circuit and method for driving a capacitive load, and display device provided with a circuit for driving a capacitive load | |
| CN103718236B (en) | Display device and driving method thereof for Initiative Inventory Management pixel inversion | |
| CN1723484A (en) | Frame buffer pixel circuit for liquid crystal display | |
| US20120120044A1 (en) | Liquid crystal display device and method for driving the same | |
| CN1773602A (en) | Column inverting method, liquid crystal display panel and drive module | |
| US20050140638A1 (en) | Liquid crystal display | |
| US20110221729A1 (en) | Double-gate liquid crystal display device and related driving method | |
| US6788282B2 (en) | Driving method for electro-optical device, driving circuit therefor, electro-optical device, and electronic apparatus | |
| US7019725B1 (en) | Reset method and apparatus for liquid crystal display | |
| JPH0980386A (en) | Liquid crystal display device | |
| US20080158125A1 (en) | Liquid crystal display device | |
| CN1301499C (en) | Driving method and circuit for liquid crystal display panel | |
| WO2012029365A1 (en) | Pixel circuit and display device | |
| US8928702B2 (en) | Display device having a reduced number of signal lines | |
| CN102087838B (en) | Video rate ChLCD driving with active matrix backplanes | |
| CN100437725C (en) | Impulsive driving liquid crystal display and driving method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070221 Termination date: 20161129 |