CN109239423A - A kind of random waveform current signal source based on FPGA - Google Patents
A kind of random waveform current signal source based on FPGA Download PDFInfo
- Publication number
- CN109239423A CN109239423A CN201811198189.4A CN201811198189A CN109239423A CN 109239423 A CN109239423 A CN 109239423A CN 201811198189 A CN201811198189 A CN 201811198189A CN 109239423 A CN109239423 A CN 109239423A
- Authority
- CN
- China
- Prior art keywords
- circuit
- fpga
- signal
- current
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims description 29
- 230000000737 periodic effect Effects 0.000 claims description 16
- 230000003321 amplification Effects 0.000 claims description 13
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 13
- 230000005611 electricity Effects 0.000 claims description 8
- 239000003990 capacitor Substances 0.000 claims description 6
- 238000000034 method Methods 0.000 claims description 5
- 230000015572 biosynthetic process Effects 0.000 claims description 4
- 238000003786 synthesis reaction Methods 0.000 claims description 4
- 238000013500 data storage Methods 0.000 claims description 2
- 230000009286 beneficial effect Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 239000007787 solid Substances 0.000 description 3
- 125000004122 cyclic group Chemical group 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000008054 signal transmission Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000012797 qualification Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/28—Provision in measuring instruments for reference values, e.g. standard voltage, standard waveform
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Amplifiers (AREA)
Abstract
The embodiment of the invention discloses a kind of random waveform current signal source based on FPGA.The current signal source includes control device, FPGA, memory, buffer, DAC circuit and analog channel circuit, the control device is connect with FPGA control signal, the FPGA is connect with the memory, buffer, DAC circuit and analog channel circuit control signal, the FPGA is connect with the buffer data signal, the buffer is connect with the memory and the DAC circuit data-signal, the memory is connect with the DAC circuit data-signal, and the DAC circuit is connect with the analog channel breadboardin signal;The DAC circuit is used to convert analog current signal for waveform digital signal;The analog channel circuit is used to the amplitude for the analog current signal that the DAC circuit exports being amplified to user's designated magnitude, and filters.The current signal source can realize the current signal of random waveform, and waveform can switch at any time.
Description
Technical field
The present invention relates to electronic measuring technology fields, and in particular to one kind is based on field programmable gate array (Field-
Programable Gate Array, abbreviation FPGA) random waveform current signal source.
Background technique
In forward positions scientific research fields such as aerospace, communication, automation control, precise electronic instrument and basic physics, often
It needs using known signal as driving source.The existing most common signal source is arbitrary waveform generator and constant-current source.Wherein,
Arbitrary waveform generator can also need to generate various letters according to user other than it can produce common reference waveform signal
Number waveform signal and the generation customized random waveform signal of user.Existing arbitrary waveform generator is in the form of a voltage
Output signal, i.e., under identical setting, when instrument connects different loads, electric current is different and voltage is constant.
However, in practical applications, generally requiring current mode signal source, that is, the current waveform of the output of signal source to be required to exist
It is remained unchanged in measurement process, such as tunable laser.Current arbitrary waveform generator is unable to satisfy the requirement of electric current output.
Although constant-current source can satisfy the requirement of electric current output, constant-current source can only export constant electric current or in several different constant currents
Between switch, cannot achieve the function of random waveform.
Therefore, random waveform can be generated there is an urgent need to one kind in the market and realize the signal source of electric current output.
Summary of the invention
The embodiment of the present invention is designed to provide a kind of random waveform current signal source based on FPGA, existing to solve
The problem of current signal for having signal source that can not export random waveform.
To achieve the above object, the embodiment of the present invention provides a kind of random waveform current signal source based on FPGA, described
Current signal source includes control device, FPGA, memory, buffer, DAC circuit and analog channel circuit, the control device
It is connect with FPGA control signal, the FPGA and the memory, buffer, DAC circuit and analog channel circuit control
Signal connection, the FPGA are connect with the buffer data signal, the buffer and the memory and the DAC circuit
Data-signal connection, the memory are connect with the DAC circuit data-signal, the DAC circuit and analog channel electricity
Road connection;Wherein,
The control device is translated into control command and is communicated to FPGA for obtaining user input instruction;
The FPGA is described when the control command of execution is to generate periodic signal for executing the control command
FPGA stores the Wave data of a cycle in periodic signal in the memory, and according to the frequency and wave of periodic signal
Shape controls the DAC circuit, while controlling the analog channel circuit according to the amplitude that user specifies;When the control command of execution
When to generate nonperiodic signal, the FPGA controls the DAC circuit and directly executes control command;
The buffer is used for Wave data storage in the memory;
The DAC circuit is used to convert analog current signal for Wave data;
The analog channel circuit refers to for the amplitude for the analog current signal that the DAC circuit exports to be amplified to user
Tentering degree.
Wherein, the control device includes input unit and arm processor, the input unit and the arm processor
Control signal connection;Wherein,
The input unit is for inputting user instruction;
The arm processor is used to convert control command for the user instruction, and is communicated to FPGA.
Wherein, the input unit is man-machine interface and/or host computer.
Wherein, the FPGA executes direct digital synthesis technique algorithm according to the frequency and waveform of periodic signal, and with frequency
Rate control word tables look-up reading to the memory cycle, to be output to the DAC circuit and analog channel circuit.
Wherein, the analog channel circuit include electric current turn potential circuit, controllable gain amplifier and voltage turn electric current electricity
Road, the input terminal that the electric current turns potential circuit are connect with the output end of the DAC circuit, and the electric current turns the defeated of potential circuit
Outlet is sequentially connected controllable gain amplifier and Voltage-current conversion circuit;Wherein,
The electric current turns potential circuit for converting voltage signal for the analog current signal that the DAC circuit exports;
The voltage signal that the controllable gain amplifier is used to turn in the electric current potential circuit acquisition is specified according to user
Amplification factor amplification;
The Voltage-current conversion circuit is used to convert current signal for amplified voltage signal.
Preferably, the analog channel circuit further includes that first choice switch, fixed gain amplifier and the second selection are opened
It closes, the input terminal of the first choice switch is connect with the output end that the electric current turns potential circuit, the first choice switch
The first output end and second output terminal be separately connected the second defeated of the fixed gain amplifier and the second selection switch
Enter end;The output end of the fixed gain amplifier is connect with the first input end of the second selection switch, the fixed increasing
Beneficial amplifier is used to amplify the voltage signal that the electric current turns potential circuit acquisition according to fixed amplification factor;Second selection
The output end of switch is connect with the input terminal of the Voltage-current conversion circuit, the control terminal of first choice switch and described the
The control terminal of two selection switches is connect with FPGA control signal.
Preferably, the analog channel circuit further includes filter, and the input terminal and output end of the filter connect respectively
The output end of the controllable gain amplifier and the input terminal of the Voltage-current conversion circuit are connect, the filter circuit is for filtering out
Burr and noise in voltage signal.
Wherein, the Voltage-current conversion circuit includes operational amplifier A1 and operational amplifier A2, the operational amplifier
The inverting input terminal N of A11The series resistor R1 between ground, the inverting input terminal N of the operational amplifier A11With output end U01It
Between series resistor R2, the normal phase input end P of the operational amplifier A11With voltage input end U1Between series resistor R3, the fortune
Calculate the output end U of amplifier A101With the current output terminal I of Voltage-current conversion circuit0Between series resistor R0;
The inverting input terminal N of the operational amplifier A22With the normal phase input end P of the operational amplifier A12Between concatenate
Resistance R4, the normal phase input end P of the operational amplifier A22With the current output terminal I of Voltage-current conversion circuit0Electrical connection, it is described
The output end U of operational amplifier A202With the inverting input terminal N of the operational amplifier A22Electrical connection.
Wherein, the Voltage-current conversion circuit includes operational amplifier OP1 and triode Q1, the operational amplifier OP1
Normal phase input end and voltage input end Vi between series resistor R2, the inverting input terminal of the operational amplifier OP1 with it is described
Triode Q1 emitter between series resistor R5, the base of the output end of the operational amplifier OP1 and the triode Q1
Pole series resistor R3, the series resistor R7 between the emitter and current output terminal of the triode Q1, current output terminal with
The collector of series resistor R6 between the normal phase input end of the operational amplifier OP1, the triode Q1 are electrically connected direct current
Voltage source.
Preferably, the Voltage-current conversion circuit further includes resistance R1, resistance R4, capacitor C1 and diode D1, the electricity
Resistance R1 is serially connected between voltage input end Vi and ground, and resistance R4 is serially connected in the inverting input terminal and ground of the operational amplifier OP1
Between, capacitor C1 is serially connected between voltage input end Vi and ground, and the anode of diode D1 is electrically connected the base stage of the triode Q1,
The cathode of diode D1 is grounded.
The embodiment of the present invention has the advantages that
Random waveform current signal source provided in an embodiment of the present invention based on FPGA is referred to by control device according to user
It enables and obtains control command, execute control command using FPGA, and control DAC circuit and analog channel circuit, DAC circuit is by data
Analog current signal is converted to, DAC circuit switches output waveform according to the control of FPGA at any time, and analog channel circuit is electric by DAC
The amplitude of the analog current signal of road output is amplified to user's designated magnitude, and current signal amplitude is flexibly set, from
And obtain the current signal of random waveform.In addition, fine frequency resolution may be implemented in the inside programming of FPGA, to improve
The frequency resolution in current signal source.The amplification mode that fixed gain amplifier and controllable gain amplifier combine ensure that
Signal source exports biggish amplitude dynamic range, and can be improved.
As a preferred embodiment of the present invention, current signal source is amplified by fixed gain amplifier and controllable gain
The dynamic range and resolution ratio of the amplitude of current signal can be improved in the combination of device.
Detailed description of the invention
Fig. 1 is that the schematic diagram in the random waveform current signal source based on FPGA that the embodiment of the present invention 1 provides is (solid in figure
Arrow indicates that control signal transmission direction, hollow arrow indicate waveform signal transmission direction).
Voltage-current conversion circuit in the random waveform current signal source based on FPGA that Fig. 2 embodiment of the present invention 1 provides
Structure chart.
The control flow chart in the random waveform current signal source based on FPGA that Fig. 3 embodiment of the present invention 1 provides.
Another voltage turns electric current in the random waveform current signal source based on FPGA that Fig. 4 embodiment of the present invention 2 provides
The structure chart of circuit.
In figure: 1- control device, 11- input unit, 12-ARM processor, 2-FPGA, 3- memory, 4- buffer, 5-
DAC circuit, 6- analog channel circuit, 61- electric current turn potential circuit, 62- controllable gain amplifier, 63- Voltage-current conversion circuit,
64- first choice switch, 65- fixed gain amplifier, the selection switch of 66- second, 67- filter.
Specific embodiment
Embodiments of the present invention are illustrated by particular specific embodiment below, those skilled in the art can be by this explanation
Content disclosed by book is understood other advantages and efficacy of the present invention easily.
It should be clear that this specification structure depicted in this specification institute accompanying drawings, ratio, size etc., only to cooperate specification to be taken off
The content shown is not intended to limit the invention enforceable qualifications so that those skilled in the art understands and reads, therefore
Do not have technical essential meaning, the modification of any structure, the change of proportionate relationship or the adjustment of size are not influencing the present invention
Under the effect of can be generated and the purpose that can reach, it should all still fall in disclosed technology contents and obtain the model that can cover
In enclosing.Meanwhile cited such as "upper", "lower", " left side ", the right side in this specification ", " centre " term, be merely convenient to describe
Be illustrated, rather than to limit the scope of the invention, relativeness is altered or modified, and is changing technology without essence
It inside holds, when being also considered as the enforceable scope of the present invention.
Embodiment 1
The present embodiment provides a kind of random waveform current signal source based on FPGA.As shown in Figure 1, current signal source includes
Control device 1, FPGA2, memory 3, buffer 4, DAC circuit 5 and analog channel circuit 6.Control device 1 and FPGA2 are controlled
Signal connection, FPGA2 and memory 3, buffer 4, DAC circuit 5 and analog channel circuit 6 control signal connects, FPGA2 with delay
The connection of 4 data-signal of device is rushed, buffer 4 is connect with memory 3 and 5 data-signal of DAC circuit, memory 3 and the number of DAC circuit 5
It is believed that number connection, DAC circuit 5 are connect with analog channel circuit 6.Wherein,
Control device 1 is for obtaining control command.Control device 1 includes input unit 11 and arm processor 12, described defeated
Enter unit 11 to connect with the arm processor 12 control signal.Wherein, input unit 11 is for inputting user instruction;ARM processing
Device 12 is used to convert control command for user instruction, is then sent to FPGA2.Arm processor 12 is not only by user's input
Waveform is written in FPGA2, and also frequency and amplitude needed for user are written in the form of frequency control word and amplitude control words
In FPGA2.
In the present embodiment, input unit 11 uses but is not limited to man-machine interface or host computer.Input unit 11 both can be with
Using one of man-machine interface and host computer, man-machine interface and host computer can also be used simultaneously.Man-machine interface can be touching
Touch screen or key.User can input required waveform by man-machine interface, and user can also be by host computer editor's waveform, so
Arm processor 12 is issued by USB interface afterwards.
FPGA2 receives the control command of arm processor 12, to memory 3, buffer 4, DAC circuit 5 and analog channel electricity
Road 6 is controlled, to execute control command.
When it is periodic signal that FPGA2, which executes control command, FPGA2 is by a cycle data in periodic signal with look-up table
Form be stored in memory 3, and DAC circuit 5 is controlled according to the frequency of periodic signal and waveform, i.e., according to periodic signal
Frequency and waveform carry out direct digital synthesis technique algorithm (DDS-Direct Digital Frequency Synthesis), with
Corresponding stepping is tabled look-up reading, is controlled DAC circuit 5 and is converted analog current signal for Wave data.Meanwhile FPGA2 according to
The specified amplitude in family controls analog channel circuit 6, and the amplitude of analog current signal is made to reach the amplitude that user specifies.
When the control command that FPGA2 is executed is nonperiodic signal, FPGA2 control DAC circuit 5 directly executes control life
It enables, i.e. FPGA2 control DAC circuit 5 directly converts current signal output for current Wave data.
It should be noted that the direct digital synthesizers algorithm used in the present embodiment belongs to the common knowledge of this field,
This is not described in detail.
Memory 3 uses but is not limited to the RAM memory using model IS61LV12816L, with 128K, 16
Memory space.
Buffer 4 is for cycle data to be stored in memory 3, i.e., buffer 4 is only for storage cycle data
Bridge, by digital signal input store.When FPGA storing data into memory 3, buffer 4 open, establish FPGA2 and
The bridge of memory 3 enables in digital signal input store 3.When FPGA2 reads the data in memory 3 to DAC circuit
When, buffer 4 is closed, and so that the data in memory 3 is directly transferred to DAC circuit 4, to avoid the data influence in memory 3
The input/output port of FPGA.When the control command that FPGA2 is executed is nonperiodic signal, buffer 4 is opened, FPGA2 control
Data are conveyed directly to DAC circuit.
DAC circuit 5 is used to convert the waveform signal of digital form to analog current signal, i.e., when the control that FPGA2 is executed
When system order is periodic signal, DAC circuit 5 converts modulus of periodicity for cycle data and intends current signal;When the control that FPGA2 is executed
When system order is nonperiodic signal, current data waveform signal is converted analog current signal by DAC circuit 5.
Analog channel circuit 6, which is used to for the amplitude for the analog current signal that DAC circuit 5 exports to be amplified to user, specifies width
Degree.Analog channel circuit 6 includes that electric current turns potential circuit 61, controllable gain amplifier 62 and Voltage-current conversion circuit 63, electric current
The input terminal for turning potential circuit 61 is connect with the output end of DAC circuit 5, and the output end that electric current turns potential circuit 61 is sequentially connected can
Control gain amplifier 62 and Voltage-current conversion circuit 63;Wherein,
Electric current turns potential circuit 61 for converting voltage signal for the analog current signal that DAC circuit 5 exports.It is controllable to increase
Beneficial amplifier 62 is used to turn in electric current the voltage signal that potential circuit 61 obtains and amplifies according to the amplification factor that user specifies.Controllably
The amplification factor of gain amplifier 62 can be calculated according to the amplitude requirement of client, and Voltage-current conversion circuit 63 will be for that will amplify
Voltage signal afterwards is converted into current signal.
As a preferred embodiment of the present embodiment, analog channel circuit 6 further includes first choice switch 64, fixed increasing
Beneficial amplifier 65 and the second selection switch 66, the output end that the input terminal and electric current of first choice switch 64 turn potential circuit 61 connect
It connects, the first output end and second output terminal of first choice switch 64 are separately connected fixed gain amplifier 65 and the second selection is opened
66 the second input terminal is closed,;The output end of fixed gain amplifier 65 is connect with the first input end of the second selection switch 66, Gu
Gain amplifier 65 is determined for turning the voltage signal of the acquisition of potential circuit 61 according to fixed amplification factor amplification electric current;Second selection
The output end of switch 66 is connect with controllable gain amplifier 62, and the control terminal of first choice switch 64 and second selects switch 66
The connection of the output end of control terminal and FPGA2.When the wave-shape amplitude of client is larger, the first output end of first choice switch 64 with
Fixed gain amplifier 65 connects, and the second output terminal of first choice switch 64 and the second input terminal of the second selection switch 66 are disconnected
It opens, while fixed gain amplifier 65 is connect with the first input end of the second selection switch 66.When the wave-shape amplitude of client is smaller
When, the first output end and fixed gain amplifier 65 of first choice switch 64 disconnect, the second output of first choice switch 64
End is directly connect with the second input terminal of the second selection switch 66.
As another preferred embodiment of the present embodiment, analog channel circuit 6 further includes filter 67, filter 67 it is defeated
Enter end and output end is separately connected the output end of controllable gain amplifier 62 and the input terminal of Voltage-current conversion circuit 63, filtered electrical
Road 6 is used to filter out the burr and noise in voltage signal.
As shown in Fig. 2, in the present embodiment, Voltage-current conversion circuit includes operational amplifier A1 and operational amplifier A2,
The inverting input terminal N of operational amplifier A11The inverting input terminal N of the series resistor R1 between ground, operational amplifier A11With output
Hold U01Between series resistor R2, the normal phase input end P of operational amplifier A11With voltage input end U1Between series resistor R3, fortune
Calculate the output end U of amplifier A101With the current output terminal I of Voltage-current conversion circuit0Between series resistor R0。
The inverting input terminal N of operational amplifier A22With the normal phase input end P of operational amplifier A12Between series resistor R4,
The normal phase input end P of operational amplifier A22With the current output terminal I of Voltage-current conversion circuit0Electrical connection, operational amplifier A2's
Output end U02With the inverting input terminal N of operational amplifier A22Electrical connection.
Voltage-current conversion circuit 63 further includes resistance R1, resistance R4, capacitor C1 and diode D1, and resistance R1 is serially connected in voltage
Between input terminal Vi and ground, resistance R4 is serially connected between the inverting input terminal and ground of operational amplifier OP1, and capacitor C1 is serially connected in electricity
It presses between input terminal Vi and ground, the base stage of the anode electrical connection triode Q1 of diode D1, the cathode ground connection of diode D1.
As shown in figure 3, the workflow in the random waveform current signal source provided in this embodiment based on FPGA includes:
Step S1, user input instruction.
User can be inputted by man-machine interface and be instructed, and can also be inputted and be instructed by host computer, and passed by USB interface
Transport to arm processor.User passes through man-machine interface or the amplitude and frequency of host computer input waveform.
Step S2, arm processor are decoded.
The instruction that arm processor inputs user decodes.
Step S3, whether decision instruction is periodic signal, if so, thening follow the steps S4;If it is not, thening follow the steps S91.
Step S4 calculates Wave data.
Arm processor calculates the Wave data of a cycle in periodic signal.
Cycle data is stored in memory by step S51.
Arm processor obtains in periodic signal after a cycle data, and cycle data is stored in by FPGA control buffer
In memory.
Step S61 calculates frequency control word according to waveform frequency.
The frequency for the waveform that arm processor is inputted according to user calculates frequency control word.
Step S71, FPGA carry out cycle accumulor to frequency control word.
FPGA carries out cycle accumulor to frequency control word, to control memory.
Step S81 carries out cyclic addressing reading to memory.
FPGA controls memory and carries out cyclic addressing reading, that is, reads Wave data stored in memory.
Step S91 controls DAC circuit for data and is converted into analog current signal.
FPGA controls DAC circuit and converts analog current signal for Wave data.
In addition, after step s 5, further includes:
Step S62 judges whether the amplitude of waveform is larger, if so, thening follow the steps S72;If it is not, thening follow the steps S82;
Processor is decoded into amplitude control words and is communicated to FPGA according to signal amplitude set by user.FPGA is according to amplitude
Control word judges whether storage amplitude is larger, on the basis of the standard of judgement can be according to the preset value being preset in FPGA, is more than
Preset value thinks that the amplitude of waveform is larger, selects high-gain channel, otherwise smaller, selects low-gain channel.
Step S72 selects high-gain channel.
FPGA controls analog channel circuit and selects fixed gain amplifier, i.e. the first output end of first choice switch and solid
Determine gain amplifier connection, the second output terminal of first choice switch and the second input terminal of the second selection switch disconnect, voltage
Signal is amplified according to fixed gain, is then amplified again in controllable gain amplifier.
Step S82 selects low-gain channel.
FPGA controls analog channel circuit and selects controllable gain amplifier, i.e. the first output end of first choice switch and solid
Determine gain amplifier disconnection, the second output terminal of first choice switch is connect with the second input terminal of the second selection switch, voltage
Signal is only amplified by controllable gain amplifier.
Step S92 controls controllable gain amplifier according to amplitude control words.
FPGA controls the amplification factor of controllable gain amplifier according to amplitude control words.
Embodiment 2
The present embodiment provides a kind of random waveform current signal source based on FPGA.As shown in Figure 1, current signal source includes
Control device 1, FPGA2, memory 3, buffer 4, DAC circuit 5 and analog channel circuit 6.Control device 1 and FPGA2 are controlled
Signal connection, FPGA2 and memory 3, buffer 4, DAC circuit 5 and analog channel circuit 6 control signal connects, FPGA2 with delay
The connection of 4 data-signal of device is rushed, buffer 4 is connect with memory 3 and 5 data-signal of DAC circuit, memory 3 and the number of DAC circuit 5
It is believed that number connection, DAC circuit 5 are connect with analog channel circuit 6.
In the present embodiment, the structure and function of control device 1, FPGA2, memory 3, buffer 4 and DAC circuit 5 with
Embodiment 1 is identical, and details are not described herein.
Analog channel circuit 6, which is used to for the amplitude for the analog current signal that DAC circuit 5 exports to be amplified to user, specifies width
Degree.Analog channel circuit 6 includes that electric current turns potential circuit 61, controllable gain amplifier 62 and Voltage-current conversion circuit 63, electric current
The input terminal for turning potential circuit 61 is connect with the output end of DAC circuit 5, and the output end that electric current turns potential circuit 61 is sequentially connected can
Control gain amplifier 62 and Voltage-current conversion circuit 63.Preferably, analog channel circuit 6 further includes first choice switch 64, consolidates
Determine gain amplifier 65 and the second selection switch 66.It is highly preferred that analog channel circuit 6 further includes filter 67.Wherein, electric current
Turn potential circuit 61, controllable gain amplifier 62, first choice switch 64, fixed gain amplifier 65, second and selects switch 66
Identical with embodiment 1 with filter 67, details are not described herein.It the difference is that only Voltage-current conversion circuit, this implementation
Example is the emitter feedback using triode, achievees the purpose that constant current.Specifically:
As shown in figure 4, Voltage-current conversion circuit includes operational amplifier OP1 and triode Q1, operational amplifier OP1 is just
Series resistor R2 between phase input terminal and voltage input end Vi, the inverting input terminal of operational amplifier OP1 and triode Q1
The base stage series resistor R3 of the output end of series resistor R5 between emitter, operational amplifier OP1 and triode Q1, three poles
Series resistor R7 between the emitter and current output terminal of pipe Q1, the normal phase input end of current output terminal and operational amplifier OP1
Between series resistor R6, triode Q1 collector be electrically connected DC voltage source.
Random waveform current signal source provided by the above embodiment based on FPGA passes through control device according to user instructions
Control command is obtained, executes control command using FPGA, and control DAC circuit and analog channel circuit, DAC circuit turns data
It is changed to analog current signal, DAC circuit switches output waveform according to the control command of FPGA at any time, and analog channel circuit is by DAC
The amplitude of the analog current signal of circuit output is amplified to user's designated magnitude, and current signal amplitude is flexibly set,
To obtain the current signal of random waveform.It is differentiated in addition, fine current signal frequency may be implemented in the inside programming of FPGA
Rate, to improve the frequency resolution in current signal source.
Although above having used general explanation and specific embodiment, the present invention is described in detail, at this
On the basis of invention, it can be made some modifications or improvements, this will be apparent to those skilled in the art.Therefore,
These modifications or improvements without departing from theon the basis of the spirit of the present invention are fallen within the scope of the claimed invention.
Claims (10)
1. a kind of random waveform current signal source based on FPGA, which is characterized in that the current signal source include control device,
FPGA, memory, buffer, DAC circuit and analog channel circuit, the control device are connect with FPGA control signal,
The FPGA is connect with the memory, buffer, DAC circuit and analog channel circuit control signal, the FPGA with it is described
The connection of buffer data signal, the buffer are connect with the memory and the DAC circuit data-signal, the memory
It is connect with the DAC circuit data-signal, the DAC circuit is connect with the analog channel breadboardin signal;Wherein,
The control device is for obtaining control command and control command being communicated to FPGA;
The FPGA is for executing the control command, and when the control command of execution is to generate periodic signal, the FPGA will
The Wave data of a cycle stores in the memory in periodic signal, and is controlled according to the frequency of periodic signal and waveform
The DAC circuit, while the analog channel circuit is controlled according to the amplitude that user specifies;When the control command of execution is to generate
When nonperiodic signal, the FPGA controls the DAC circuit and directly executes control command;
The buffer is used for Wave data storage in the memory;
The DAC circuit is used to convert analog current signal for Wave data;
The analog channel circuit, which is used to for the amplitude for the analog current signal that the DAC circuit exports to be amplified to user, specifies width
Degree.
2. the random waveform current signal source according to claim 1 based on FPGA, which is characterized in that the control device
Including input unit and arm processor, the input unit is connect with arm processor control signal;Wherein,
The input unit is for inputting user instruction;
The arm processor is used to convert control command for the user instruction, and is transmitted to FPGA.
3. the random waveform current signal source according to claim 2 based on FPGA, which is characterized in that the input unit
For man-machine interface and/or host computer.
4. the random waveform current signal source according to claim 1 based on FPGA, which is characterized in that the FPGA according to
The frequency and waveform of periodic signal execute direct digital synthesis technique algorithm, and are looked into frequency control word the memory cycle
Meter reading, to be output to the DAC circuit.
5. the random waveform current signal source according to claim 1 based on FPGA, which is characterized in that the analog channel
Circuit includes that electric current turns potential circuit, controllable gain amplifier and Voltage-current conversion circuit, and the electric current turns the defeated of potential circuit
Enter end to connect with the output end of the DAC circuit, the output end that the electric current turns potential circuit is sequentially connected controllable gain amplification
Device and Voltage-current conversion circuit;Wherein,
The electric current turns potential circuit for converting voltage signal for the analog current signal that the DAC circuit exports;
The voltage signal that the controllable gain amplifier is used to turn in the electric current potential circuit acquisition is put according to what user specified
Big multiple amplification;
The Voltage-current conversion circuit is used to convert current signal for amplified voltage signal.
6. the random waveform current signal source according to claim 5 based on FPGA, which is characterized in that the analog channel
Circuit further includes first choice switch, fixed gain amplifier and the second selection switch, the input terminal of the first choice switch
The output end for turning potential circuit with the electric current is connect, the first output end and second output terminal difference of the first choice switch
Connect the second input terminal of the fixed gain amplifier and the second selection switch, the control terminal of the first choice switch
It is connect with the output end of FPGA control signal;What the output end of the fixed gain amplifier and second selection switched
First input end connection, the fixed gain amplifier are used to turn potential circuit according to the fixed amplification factor amplification electric current to obtain
The voltage signal obtained;The output end of the second selection switch is connect with the input terminal of the Voltage-current conversion circuit, and described the
The control terminal of two selection switches is connect with the output end of FPGA control signal.
7. the random waveform current signal source according to claim 5 based on FPGA, which is characterized in that the analog channel
Circuit further includes filter, and the input terminal and output end of the filter are separately connected the output end of the controllable gain amplifier
With the input terminal of the Voltage-current conversion circuit, the filter circuit is used to filter out the burr and noise in voltage signal.
8. the random waveform current signal source according to claim 5 based on FPGA, which is characterized in that the voltage turns electricity
Current circuit includes operational amplifier A1 and operational amplifier A2, the inverting input terminal N of the operational amplifier A11It is gone here and there between ground
Connecting resistance R1, the inverting input terminal N of the operational amplifier A11With output end U01Between series resistor R2, the operation amplifier
The normal phase input end P of device A11With voltage input end U1Between series resistor R3, the output end U of the operational amplifier A101With electricity
Pressure turns the current output terminal I of current circuit0Between series resistor R0;
The inverting input terminal N of the operational amplifier A22With the normal phase input end P of the operational amplifier A12Between series resistor
R4, the normal phase input end P of the operational amplifier A22With the current output terminal I of Voltage-current conversion circuit0Electrical connection, the operation
The output end U of amplifier A202With the inverting input terminal N of the operational amplifier A22Electrical connection.
9. the random waveform current signal source according to claim 5 based on FPGA, which is characterized in that the voltage turns electricity
Current circuit includes the normal phase input end and voltage input end Vi of operational amplifier OP1 and triode Q1, the operational amplifier OP1
Between series resistor R2, concatenated between the inverting input terminal of the operational amplifier OP1 and the emitter of the triode Q1
Resistance R5, the base stage series resistor R3 of the output end of the operational amplifier OP1 and the triode Q1, in the triode
The positive of series resistor R7 between the emitter and current output terminal of Q1, current output terminal and the operational amplifier OP1 input
The collector of series resistor R6 between end, the triode Q1 are electrically connected DC voltage source.
10. the random waveform current signal source according to claim 9 based on FPGA, which is characterized in that the voltage turns
Current circuit further includes that resistance R1, resistance R4, capacitor C1 and diode D1, the resistance R1 are serially connected in voltage input end Vi and ground
Between, resistance R4 is serially connected between the inverting input terminal and ground of the operational amplifier OP1, and capacitor C1 is serially connected in voltage input end
Between Vi and ground, the anode of diode D1 is electrically connected the base stage of the triode Q1, the cathode ground connection of diode D1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811198189.4A CN109239423B (en) | 2018-10-15 | 2018-10-15 | Arbitrary waveform current signal source based on FPGA |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811198189.4A CN109239423B (en) | 2018-10-15 | 2018-10-15 | Arbitrary waveform current signal source based on FPGA |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109239423A true CN109239423A (en) | 2019-01-18 |
CN109239423B CN109239423B (en) | 2024-05-03 |
Family
ID=65052819
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201811198189.4A Active CN109239423B (en) | 2018-10-15 | 2018-10-15 | Arbitrary waveform current signal source based on FPGA |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109239423B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110149445A (en) * | 2019-06-06 | 2019-08-20 | 四川赛科安全技术有限公司 | A kind of fire telephone extension set voice feedback circuit and implementation method |
CN117055440A (en) * | 2023-09-21 | 2023-11-14 | 和光精电(重庆)科技有限公司 | Current source signal generation method and device of any non-ideal waveform |
CN117055440B (en) * | 2023-09-21 | 2024-06-07 | 和光精电(重庆)科技有限公司 | Current source signal generation method and device of any non-ideal waveform |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0342568U (en) * | 1989-08-31 | 1991-04-22 | ||
CN201083766Y (en) * | 2007-10-12 | 2008-07-09 | 陕西海泰电子有限责任公司 | High speed arbitrary waveform generator |
JP2008157769A (en) * | 2006-12-25 | 2008-07-10 | Yokogawa Electric Corp | Optional waveform generator |
CN104034928A (en) * | 2014-05-28 | 2014-09-10 | 中北大学 | Multi-path signal source based on PCI and FPGA |
CN104316737A (en) * | 2014-10-20 | 2015-01-28 | 北京工业大学 | FPGA-based offset adjustable waveform generation circuit and FPGA-based offset adjustable waveform generation method |
CN105866482A (en) * | 2016-03-23 | 2016-08-17 | 中国航空工业集团公司北京长城航空测控技术研究所 | Arbitrary waveform generator based on PXIe bus |
CN206363188U (en) * | 2017-01-09 | 2017-07-28 | 南京信息工程大学 | A kind of random waveform signal source based on DDS |
CN209486151U (en) * | 2018-10-15 | 2019-10-11 | 北京数采精仪科技有限公司 | A kind of random waveform current signal source based on FPGA |
-
2018
- 2018-10-15 CN CN201811198189.4A patent/CN109239423B/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0342568U (en) * | 1989-08-31 | 1991-04-22 | ||
JP2008157769A (en) * | 2006-12-25 | 2008-07-10 | Yokogawa Electric Corp | Optional waveform generator |
CN201083766Y (en) * | 2007-10-12 | 2008-07-09 | 陕西海泰电子有限责任公司 | High speed arbitrary waveform generator |
CN104034928A (en) * | 2014-05-28 | 2014-09-10 | 中北大学 | Multi-path signal source based on PCI and FPGA |
CN104316737A (en) * | 2014-10-20 | 2015-01-28 | 北京工业大学 | FPGA-based offset adjustable waveform generation circuit and FPGA-based offset adjustable waveform generation method |
CN105866482A (en) * | 2016-03-23 | 2016-08-17 | 中国航空工业集团公司北京长城航空测控技术研究所 | Arbitrary waveform generator based on PXIe bus |
CN206363188U (en) * | 2017-01-09 | 2017-07-28 | 南京信息工程大学 | A kind of random waveform signal source based on DDS |
CN209486151U (en) * | 2018-10-15 | 2019-10-11 | 北京数采精仪科技有限公司 | A kind of random waveform current signal source based on FPGA |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110149445A (en) * | 2019-06-06 | 2019-08-20 | 四川赛科安全技术有限公司 | A kind of fire telephone extension set voice feedback circuit and implementation method |
CN117055440A (en) * | 2023-09-21 | 2023-11-14 | 和光精电(重庆)科技有限公司 | Current source signal generation method and device of any non-ideal waveform |
CN117055440B (en) * | 2023-09-21 | 2024-06-07 | 和光精电(重庆)科技有限公司 | Current source signal generation method and device of any non-ideal waveform |
Also Published As
Publication number | Publication date |
---|---|
CN109239423B (en) | 2024-05-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1961485B (en) | System for controlling reference signal generator and method for controlling error signal mode | |
CN103997206B (en) | Switching power source | |
CN103178718B (en) | Digital-control constant-power DC/DC converter | |
CN105591653B (en) | △-sigma modulator of dynamic adjustment loop filter coefficient is used for trsanscondutor network | |
CN207603617U (en) | A kind of digital analog converter and conversion circuit | |
CN209486151U (en) | A kind of random waveform current signal source based on FPGA | |
CN109782835A (en) | A kind of wide-range and the DC current source and processing method of closed-loop control | |
CN109239423A (en) | A kind of random waveform current signal source based on FPGA | |
TWI559202B (en) | Capacitive touch device and exciting signal generating circuit and method thereof | |
CN107425815B (en) | A kind of power control circuit and power amplification circuit | |
Xu et al. | A compact multiplier-oriented chaotic oscillator for free control | |
WO2022170645A1 (en) | Low-distortion class d power amplifier applied to high-power range | |
CN203224794U (en) | Temperature control device free of magnetic effect used in cesium optical pump weak magnetic detection system | |
Karbasforooshan et al. | Multi-resonant indirect digital current control technique for single-phase shunt active power filters | |
CN217279313U (en) | Signal generating circuit for industrial hybrid control | |
CN205809757U (en) | Dynamic voltage adjustment device and signal amplifying system | |
CN212969589U (en) | Wide band function signal generator with continuously adjustable amplitude | |
CN204697045U (en) | The data reading circuit of gas sensor and checkout gear | |
CN213305261U (en) | Program-controlled voltage circuit based on digital-to-analog conversion chip | |
CN203800904U (en) | Signal generator | |
CN104697658A (en) | Sensor circuit | |
CN217486411U (en) | potentiometer-PWM speed regulation circuit and DC brushless motor | |
CN208158554U (en) | A kind of programmable saw-toothed oscillator based on more vector error amplifiers | |
Singh et al. | Proportional integral control realized in stationary and synchronous reference frames for a single-phase UPS inverter system: A comparative study | |
CN109709362A (en) | The circuit of artifical resistance is realized using DAC |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |