CN108877713A - Display device and shift scratch circuit - Google Patents

Display device and shift scratch circuit Download PDF

Info

Publication number
CN108877713A
CN108877713A CN201810786384.2A CN201810786384A CN108877713A CN 108877713 A CN108877713 A CN 108877713A CN 201810786384 A CN201810786384 A CN 201810786384A CN 108877713 A CN108877713 A CN 108877713A
Authority
CN
China
Prior art keywords
switch
signal
pull
level
voltage signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201810786384.2A
Other languages
Chinese (zh)
Other versions
CN108877713B (en
Inventor
单剑锋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HKC Co Ltd
Original Assignee
HKC Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HKC Co Ltd filed Critical HKC Co Ltd
Priority to CN201810786384.2A priority Critical patent/CN108877713B/en
Publication of CN108877713A publication Critical patent/CN108877713A/en
Priority to PCT/CN2019/082287 priority patent/WO2020015397A1/en
Application granted granted Critical
Publication of CN108877713B publication Critical patent/CN108877713B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3674Details of drivers for scan electrodes
    • G09G3/3677Details of drivers for scan electrodes suitable for active matrices only
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264Details of driving circuits
    • G09G2310/0286Details of a shift registers arranged for use in a driving circuit

Abstract

The application proposes that a kind of display device and its shift scratch circuit, the shift scratch circuit include stages shift buffer, and any grade of shift registor includes following modules.Input module, input stage communication number to pressurization node.Pull-up module is coupled, the first pull up signal is generated, voltage signal is drawn high by the coupling of the first level to second electrical level.Output module is drawn high voltage signal to third level from second electrical level coupling, and export gated sweep signal via output end according to clock signal.When the end-of-pulsing of clock signal, coupling pull-up module generates the second pull up signal, and voltage signal is maintained at second electrical level in pressurization node by coupling.Feedback module receives feedback signal for voltage signal and gated sweep signal and is pulled low to default low level.

Description

Display device and shift scratch circuit
Technical field
This application involves the technical field of display panel more particularly to a kind of showing with array substrate gate driving circuit Showing device and its shift scratch circuit.
Background technique
In recent years, liquid crystal display (Liquid Crystal Display, LCD) is because its image clearly is accurate, plane is aobvious Show, thickness is thin, light-weight, radiationless, low energy consumption, operating voltage are low etc., and advantages have been widely used.Traditional liquid crystal display Device is mainly realized using grid drive chip (Gate Driver 1C) when carrying out gate driving.Due to gate driving core Piece needs to connect by connector with display panel (Panel), and needs in a liquid crystal display using multiple grids Driving chip, therefore the manufacturing cost of liquid crystal display is still higher.
With the exploitation of new technology, many liquid crystal display panels have used array substrate gate driving (Gate Driver On Array, GOA) technology replaces external grid drive chip.Array substrate gate driver technology is through exposure development Processing procedure, grid-driving integrated circuit is directly produced on to active switch array substrate surface, is driven to save external grid Dynamic chip.In terms of material cost and processing step two, array substrate gate driver technology can significantly reduce product Cost, and can also make the power consumption for further decreasing liquid crystal display panel.
Typical array substrate gate driving circuit has multistage shift registor, each shift registor is to grid When pole signal line is scanned driving, grid voltage point will receive a preliminary filling signal, carry out preliminary filling to grid voltage point, make The voltage reaches high voltage level under the action of clock signal, so that the thin film transistor (TFT) (Thin- of control output Film Transistor, TFT) it opens, smoothly transmitting signals, and then driving panel grid signal line.Therefore, for substrate For the shift registor of gate driving circuit, it is necessary to can stablize and accurately export gate driving signal, just be not to occur Malfunction causes noise, so that the image quality for affecting display is presented.
Summary of the invention
Present applicant proposes a kind of display device and its shift scratch circuits, can accurately and smoothly export gated sweep letter Number, and the trailing phenomenon of gated sweep signal can be improved, and then improve the image quality of display device.
The application proposes a kind of shift scratch circuit, including stages shift buffer, any grade of shift registor packet It includes:Input module inputs the grade communication number of preceding shift buffer to a pressurization node, to improve the voltage of the pressurization node Signal Qn is to the first level;Pull-up module is coupled, the pressurization node is coupled to, for generating one first pull up signal and one the Two pull up signals, wherein first pull up signal, can pass through electrical couplings, by the voltage signal Qn by first level Coupling is drawn high to second electrical level;Output module receives a clock signal CKn, and according to the clock signal CKn by the voltage Signal Qn is drawn high from second electrical level coupling to third level, the voltage of the output module by the third level Signal Qn control can export a gated sweep signal via an output end, wherein when the end-of-pulsing of the clock signal CKn When, the coupling pull-up module can generate second pull up signal, and penetrate electrical couplings, and the voltage signal Qn is maintained In the second electrical level;And feedback module, a feedback signal is received, by the voltage signal after the pressurization node coupling Qn and the gated sweep signal, are pulled low to a default low level.
In one embodiment, any level shift registor further includes a sub- pull-down module, for maintaining the voltage Signal Qn is in the default low level;And a sub- pull-down control module, for controlling the operation of the sub- pull-down module.
In one embodiment, the sub- pull-down module be electrically coupled to the pressurization node, the gated sweep signal and The default low potential.
In one embodiment, the output module includes a first switch, a control terminal electrical property coupling of the first switch Connecing the pressurization node, a first end of the first switch is for receiving the clock signal CKn, and the one of the first switch Output end described in second end electric property coupling, for exporting the gated sweep signal, wherein when the voltage letter of the pressurization node When number Qn coupling is improved to the third level, the first switch can open and export the gated sweep signal.
In one embodiment, the input module includes a second switch, a control terminal electrical property coupling of the second switch A first end of the second switch is connect, a second end of the second switch is for exporting the grade communication number.
In one embodiment, the feedback module includes:One third switch, a control terminal electrical property coupling of the third switch It is connected to a feedback signal, a first end of the third switch is electrically coupled to the output end, and the one of the third switch Second end is electrically coupled to the default low level, wherein third switch is opened in response to the feedback signal, is connected The first end and the second end of the third switch, are pulled low to the default low level for the gated sweep signal; And one the 4th switch, a control terminal of the 4th switch are electrically coupled to the feedback signal, the one of the 4th switch First end is electrically coupled to the pressurization node, and a second end of the 4th switch is electrically coupled to the default low level, Wherein the 4th switch is opened in response to the feedback signal, and the first end and described the of the 4th switch is connected The voltage signal Qn is pulled low to the default low level by two ends.
In one embodiment, the coupling pull-up module includes:One the 5th switch, the control terminal electricity of the 5th switch Property coupling previous stage shift registor clock signal CK (n-1), it is described 5th switch a first end electric property coupling before second level The clock signal CK (n-2) of shift registor, wherein clock of the 5th switch in response to the previous stage shift registor Signal CK (n-1) and open, be connected it is described 5th switch the first end and a second end, by the preceding second level shift register The clock signal CK (n-2) of device is sent to the second end of the 5th switch;One the 6th switch, the one of the 6th switch The voltage signal Q (n-1) of control terminal electric property coupling previous stage shift registor, a first end electric property coupling of the 6th switch The second end of 5th switch is pressurized node described in one second end electric property coupling of the 6th switch, wherein described 6th switchs the voltage signal Q (n-1) in response to the previous stage shift registor and opens, and the institute of the 6th switch is connected First end and the second end are stated, and exports first pull up signal;One the 7th switch, a control terminal of the 7th switch The clock signal CK (n+1) of electric property coupling rear stage shift registor, it is described 7th switch a first end electric property coupling after two Grade shift registor clock signal CK (n+2), wherein it is described 7th switch in response to the rear stage shift registor when Clock signal CK (n+1) and open, be connected it is described 7th switch the first end and a second end, will it is described after second level displacement temporarily The clock signal CK (n+2) of storage is sent to the second end of the 7th switch;And one the 8th switch, the described 8th opens The voltage signal Q (n+1) of the control terminal electric property coupling rear stage shift registor closed, the first end electricity of the 8th switch Property couple it is described 7th switch the second end, it is described 8th switch a second end electric property coupling described in be pressurized node, Described in the 8th switch in response to the rear stage shift registor voltage signal Q (n+1) and opens, be connected and the described 8th open The first end and the second end closed, and export second pull up signal.
In one embodiment, described second of the 8th switch described in the second end electric property coupling of the 6th switch End.
In one embodiment, the coupling pull-up module further includes the 9th switch, the control terminal electricity of the 9th switch Property the coupling pressurization node, the second end of the 6th switch described in a first end electric property coupling of the 9th switch and One second end of the second end of the 8th switch, the 9th switch is electrically coupled to the default low level, wherein 9th switch is opened in response to the voltage signal, and the first end and described second of the 9th switch is connected End.
In one embodiment, the coupling pull-up module further includes one the 9th switch, a control terminal of the 9th switch Node is pressurized described in electric property coupling, a first end of the 9th switch is for receiving first pull up signal and described second One second end of pull up signal, the 9th switch is electrically coupled to the default low level, wherein the 9th switch is responded It is opened in the voltage signal, the first end and the second end of the 9th switch is connected.
In one embodiment, the coupling pull-up module is voltage signal Q (n-1) control by previous stage shift registor It makes and generates first pull up signal, the voltage signal Qn is drawn high by first level coupling to second electricity It puts down, and is voltage signal Q (n+1) control by rear stage shift registor and generates second pull up signal, electrically It is coupled to the pressurization node, the voltage signal Qn is made to be maintained at the second electrical level.
In one embodiment, the coupling pull-up module is the clock signal CK (n-1) according to previous stage shift registor First pull up signal is generated, the voltage signal Qn is drawn high by first level coupling to the second electrical level, and And second pull up signal is generated according to the clock signal CK (n+2) of rear second level shift registor, it is electrically coupled to the increasing Node is pressed, the voltage signal Qn is made to be maintained at the second electrical level.
The application simultaneously proposes a kind of display device, and the display device includes that an active switch array substrate and one are opposite Substrate is arranged oppositely with the active switch array substrate, wherein having made array substrate in the active switch array substrate Gate driving circuit, and the array substrate gate driving circuit includes above-mentioned various shift register electricity as described in the examples Road, the shift scratch circuit include stages shift buffer, and any grade of shift registor includes:Input module, input The grade communication number of preceding shift buffer extremely pressurization node;Pull-up module is coupled, the pressurization node is coupled to, for generating the One pull up signal and the second pull up signal, wherein first pull up signal, through electrical couplings, by the voltage signal by the The coupling of one level is drawn high to second electrical level;Output module receives clock signal, and is believed the voltage according to the clock signal Number from the second electrical level coupling draw high to third level, the voltage signal of the output module by the third level Control exports gated sweep signal via output end, wherein when the end-of-pulsing of the clock signal, drawing-die in the coupling Block generates second pull up signal, and penetrates electrical couplings, and the voltage signal is maintained at the second electrical level;And it is anti- Module is presented, feedback signal is received, the voltage signal and the gated sweep signal of the pressurization node are pulled low to pre- If low level.
In one embodiment, the output module includes first switch, a control terminal electric property coupling of the first switch The pressurization node, a first end of the first switch is for receiving the clock signal, and the one second of the first switch Output end described in electric property coupling is held, for exporting the gated sweep signal, wherein when the voltage signal coupling of the pressurization node When closing raising to the third level, the first switch opens and exports the gated sweep signal.
In one embodiment, the input module includes second switch, a control terminal electric property coupling of the second switch The first end of the second switch, the second end of the second switch is for exporting the grade communication number.
In one embodiment, the feedback module includes third switch, a control terminal electric property coupling of the third switch In the feedback signal, a first end of the third switch is electrically coupled to the output end, and the one of the third switch Second end is electrically coupled to the default low level, wherein third switch is opened in response to the feedback signal, is connected The first end and the second end of the third switch, are pulled low to the default low level for the gated sweep signal.
In one embodiment, the feedback module includes the 4th switch, a control terminal electric property coupling of the 4th switch In the feedback signal, a first end of the 4th switch is electrically coupled to the pressurization node, and the one of the 4th switch Second end is electrically coupled to the default low level, wherein the 4th switch is opened in response to the feedback signal, is connected The first end and the second end of 4th switch, are pulled low to the default low level for the voltage signal.
In one embodiment, the coupling pull-up module includes:One control terminal of the 5th switch, the 5th switch is electrical Couple the clock signal of previous stage shift registor, second level shift registor before a first end electric property coupling of the 5th switch Clock signal, wherein it is described 5th switch in response to the previous stage shift registor clock signal and open, be connected institute The clock signal of the preceding second level shift registor is sent to described the by the first end and a second end for stating the 5th switch The second end of five switches;6th switch, a control terminal electric property coupling previous stage shift registor of the 6th switch Voltage signal, it is described 6th switch a first end electric property coupling described in the 5th switch the second end, it is described 6th switch A second end electric property coupling described in be pressurized node, wherein it is described 6th switch in response to the previous stage shift registor electricity It presses signal and opens, the first end and the second end of the 6th switch is connected, and export first pull up signal; 7th switch, the clock signal of a control terminal electric property coupling rear stage shift registor of the 7th switch, the described 7th opens The clock signal of second level shift registor after the first end electric property coupling closed, wherein the 7th switch is in response to described latter Grade shift registor clock signal and open, be connected it is described 7th switch the first end and a second end, after described The clock signal of second level shift registor is sent to the second end of the 7th switch;And the 8th switch, the described 8th The voltage signal of one control terminal electric property coupling rear stage shift registor of switch, a first end electrical property coupling of the 8th switch The second end of the 7th switch is connect, is pressurized node described in a second end electric property coupling of the 8th switch, wherein institute It states the 8th switch to open in response to the voltage signal of the rear stage shift registor, described the of the 8th switch is connected One end and the second end, and export second pull up signal.
In one embodiment, the coupling pull-up module further includes the 9th switch, the control terminal electricity of the 9th switch Property the coupling pressurization node, a first end of the 9th switch is for receiving first pull up signal and described second Draw signal, it is described 9th switch a second end be electrically coupled to the default low level, wherein it is described 9th switch in response to The voltage signal and open, be connected it is described 9th switch the first end and the second end.
The application is due to having used a coupling pull-up module, and through electrical couplings, indirectly-acting, therefore can in pressurization node The voltage signal for being pressurized node is pulled to higher level, shift registor is enable accurately and smoothly to export gated sweep letter Number.Also, since coupling pull-up module can also export pull up signal, through electrical property in the end-of-pulsing of gated sweep signal Coupling, indirectly-acting maintains the voltage signal of pressurization node in a high level in pressurization node, therefore pulldown gate can be accelerated to sweep Signal is retouched, and then improves the trailing phenomenon of gated sweep signal, to promote the quality of display picture.
Above description is only the general introduction of technical scheme, in order to better understand the technological means of the application, And it can be implemented in accordance with the contents of the specification, and in order to allow the above and other objects, features and advantages of the application can It is clearer and more comprehensible, it is special below to lift specific embodiment, and cooperate attached drawing, detailed description are as follows.
Detailed description of the invention
Included attached drawing is used to provide that a further understanding of the embodiments of the present application, and which constitute one of specification Point, for illustrating presently filed embodiment, and with verbal description come together to illustrate the principle of the application.Under it should be evident that Attached drawing in the description of face is only some embodiments of the present application, for those of ordinary skill in the art, is not paying wound Under the premise of the property made is laborious, it is also possible to obtain other drawings based on these drawings.In the accompanying drawings:
Fig. 1 a is an illustrative display schematic diagram.
Fig. 1 b is the display schematic diagram of mono- embodiment of this Shen Please.
Fig. 2 a is an illustrative shift scratch circuit schematic diagram.
Fig. 2 b is the waveform voltage signal schematic diagram that node is pressurized in an illustrative shift scratch circuit.
Fig. 2 c is the working sequence schematic diagram of an illustrative shift scratch circuit.
Fig. 3 a is the modular structure schematic diagram of the shift scratch circuit in the Please first embodiment of this Shen.
Fig. 3 b is the electrical block diagram of the shift scratch circuit in the Please first embodiment of this Shen.
Fig. 3 c is the modular structure schematic diagram of the shift scratch circuit in the Please second embodiment of this Shen.
Fig. 3 d is the electrical block diagram of the shift scratch circuit in the Please second embodiment of this Shen.
Fig. 3 e is the waveform voltage signal schematic diagram for being pressurized node in mono- embodiment of this Shen Please in shift scratch circuit.
Fig. 4 is the working sequence schematic diagram of the shift scratch circuit in mono- embodiment of this Shen Please.
Fig. 5 is the display device schematic diagram of mono- embodiment of this Shen Please.
Specific embodiment
Particular circuit configurations disclosed herein and function detail are only representative, and are for describing the application Exemplary embodiment purpose.The application can be implemented by many alternative forms, and be not interpreted as It is limited only by the embodiments set forth herein.
In the description of the present application, it is to be understood that term " directly to ", " transverse direction ", "upper", "lower", "left", "right", The orientation or positional relationship of the instructions such as "inner", "outside" is to be based on the orientation or positional relationship shown in the drawings, and is merely for convenience of retouching It states the application and simplifies description, rather than the device or component of indication or suggestion meaning must have a particular orientation, with specific Orientation construction and operation, therefore should not be understood as the limitation to the application.In addition, term " first ", " second " are only used for retouching Purpose is stated, relative importance is not understood to indicate or imply or implicitly indicates the quantity of indicated technical characteristic.By This defines " first ", the feature of " second " can explicitly or implicitly include one or more of the features.
In the description of the present application, it should be noted that unless otherwise clearly defined and limited, term " configuration ", " phase Even ", " connection " shall be understood in a broad sense, for example, it may be being fixedly connected, may be a detachable connection, or be integrally connected;It can To be mechanical connection, it is also possible to be electrically connected;It can be directly connected, can also can be indirectly connected through an intermediary The connection of two component internals.For the ordinary skill in the art, above-mentioned term can be understood at this with concrete condition Concrete meaning in application.
Term used herein above is not intended to limit exemplary embodiment just for the sake of description specific embodiment.Unless Context clearly refers else, otherwise singular used herein above "one", " one " also attempt to include plural number.Also answer When understanding, term " includes " and/or "comprising" used herein above provide stated feature, integer, step, operation, The presence of unit and/or component, and do not preclude the presence or addition of other one or more features, integer, step, operation, unit, Component and/or combination thereof.
In addition, in the description, unless explicitly described as opposite, otherwise word " comprising " will be understood as meaning to wrap The component is included, but is not excluded for any other component.In addition, in the description, " above " means to be located at target group Part either above or below, and be not intended to must be positioned on the top based on gravity direction.
Further to illustrate that the application is the technical means and efficacy reaching predetermined goal of the invention and being taken, below in conjunction with Drawings and the specific embodiments apply a kind of shift scratch circuit and its Waveform generating method and its that propose according to the application Display device, specific embodiment, structure, feature and its effect, detailed description is as follows.
In certain embodiments, display device may be, for example, liquid crystal display device, OLED display, QLED display dress It sets, curved-surface display device or other display devices.By taking liquid crystal display device as an example, liquid crystal display device includes active switch array Substrate (array glass substrate), opposite substrate and the liquid crystal layer being formed between two substrates.Certainly, in demand Difference, the thin film transistor (TFT) array (TFT array) and colored filter (CF) of the application can also be formed on same substrate. In addition, the display device of the application can also be made as the display device of a curved face type.
Fig. 1 a is exemplary display device schematic diagram.Please refer to Fig. 1 a, a kind of display device 10, including an active switch Array substrate 101, an opposite substrate 100 is arranged oppositely with the active switch array substrate 101 and grid drive chip 102 to driving circuit.As shown in Figure 1a, grid drive chip 102 is that active switch array base is connected in external mode The right side of plate 101.
Fig. 1 b is the display device schematic diagram of mono- embodiment of this Shen Please.Fig. 1 b is please referred to, in mono- embodiment of this Shen Please, one Kind there is the display device 12 of array substrate gate driving, including an active switch array substrate 121, an opposite substrate 120 with The active switch array substrate 121 is arranged oppositely and array substrate gate driving circuit 122, wherein array substrate grid Driving circuit 122 is directly produced on the surface of active switch array substrate 121 with micro-photographing process.As shown in Figure 1 b, array base Gate plate driving circuit 122 is made in respectively on the surface of 121 left and right sides of active switch array substrate.
Fig. 2 a is the illustrative shift scratch circuit schematic diagram of this Shen Please mono-.It please join Fig. 2 a, a kind of shift scratch circuit, packet Stages shift buffer is included, any shift registor 2 includes a first switch T1 ,-second switch T2 ,-third switch T3, one 4th switch T4, a sub- pull-down control module (sub pull down controller) 21 and a sub- pull-down module (sub pull down)22.In one embodiment, the shift scratch circuit includes n grades of shift registors, and wherein n is positive integer, It is then n-th grade of shift registor 2 shown by Fig. 2 a.
A control terminal T1a electric property coupling one of the first switch T1 is pressurized node (boost point) BP, and described first A second end T1c electric property coupling one of a first end T1b electric property coupling one the clock signal CK, the first switch T1 of switch T1 Output end O, to export gated sweep signal Gn.
The grade of the second switch T2 electric property coupling previous stage shift registor passes (stage transmitting) signal ST is used for input stage communication ST to the pressurization node BP, to improve the level of the voltage signal Qn of pressurization node BP.It is described Grade communication ST described in a control terminal T2a of second switch T2 and a first end T2b electric property coupling, the one of the second switch T2 Node BP is pressurized described in second end T2c electric property coupling.
The one of a control terminal T3a electric property coupling one the feedback signal FB, the third switch T3 of the third switch T3 A second end T3c electrical property coupling of gated sweep the signal Gn, the third switch T3 of output end O described in the T3b electric property coupling of one end Meet a default low level Vss.
Feedback signal FB described in a control terminal T4a electric property coupling of the 4th switch T4, the one of the 4th switch T4 It is pressurized node BP described in first end T4b electric property coupling, is preset described in a second end T4c electric property coupling of the 4th switch T4 low Level Vss.
The sub- pull-down module 22, the pressurization node BP, the grid for being electrically coupled to the shift registor 2 are swept The signal Gn and default low potential Vss is retouched, for maintaining the voltage signal Qn and gated sweep signal Gn in described Default low level Vss.
The sub- pull-down control module 21 is electrically coupled to the low preset potential Vss and the institute of the shift registor 2 Sub- pull-down module 22 is stated, is operated for controlling the sub- pull-down module 22 in the correct time.Also that is, through the lower drawing-die of son Block 22 can eliminate the noise of pressurization node BP and output end O, it is ensured that voltage signal Qn and gated sweep signal Gn, in non-behaviour Make persistently be maintained at default low level Vss in the time, avoids malfunctioning.
Fig. 2 b is the voltage signal Qn waveform diagram that node BP is pressurized in illustrative shift scratch circuit.Please take simultaneously With reference Fig. 2 a, as the grade communication ST of previous stage shift registor (n-1) in Fig. 2 a, when being sent to the pressurization node BP, Pressurization node BP can be pre-charged, voltage signal Qn be improved to a level A, as shown in Figure 2 b.Then, work as clock signal When CK is applied to the first end T1b of first switch T1, electrical couplings can be generated, make the voltage signal Qn of pressurization node BP from preliminary filling Level A afterwards is further increased to level B, as shown in Figure 2 b.Voltage signal Qn after coupling is applied to the control of first switch T1 End T1a processed can be such that first switch T1 opens, the clock signal CK on first end T1a is sent to second end T1b, and via defeated Outlet O output, and generate the gated sweep signal Gn.Then, as shown in Figure 2 b, with the end of clock signal CK, increase Press the voltage signal Qn of node BP from coupling and after level B be reduced to the level A after preliminary filling.
Fig. 2 c is the working sequence schematic diagram of shift scratch circuit in mono- embodiment of this Shen Please.Fig. 2 c is for showing one the 4th The working timing figure of grade (n=4) shift registor 2.As shown in Figure 2 c, shift scratch circuit has used eight groups of clock signal CK1- CK8 operates to control.Wherein, voltage signal Q4 of the shift registor 2 at pressurization node BP, can be divided into three periods:t1 For precharge time;T2 is output gated sweep signal time;T3 is then the pulldown gate scanning signal time.
In period t1, due to having received the grade communication ST sent by previous stage shift registor, i.e. 3rd level is shifted The grade communication ST of buffer is pre-charged pressurization node BP, therefore voltage signal Q4 can be improved to level A.Also that is, Two switch T2 can follow the pulse of the clock signal CK (n-2) of preceding second level shift registor, i.e. the arteries and veins of clock signal CK2 in Fig. 2 c Punching, inputs the grade communication ST to the pressurization node BP, to improve the voltage signal Q4 for being pressurized node BP to described Level A.
In period t2, due to clock signal CK4, electrical couplings are generated with pressurization node BP, therefore voltage signal Q4 is from electricity Flat A coupling is improved to level B, and opens the first switch T1 in Fig. 2 a, and clock signal CK4 is connected, and export grid Scanning signal.
Then, the voltage signal Q4 of node BP, meeting are pressurized due to the end-of-pulsing of clock signal CK4 in period t3 Level A is pulled down to from level B.Thereafter, the pulse of clock signal CK8 is followed, shift registor 2 can receive feedback signal above-mentioned FB discharges to pressurization node BP, voltage signal Q4 is pulled down to default low level from level A.
Then, Fig. 3 a, Fig. 3 b and Fig. 3 e are please referred to.Fig. 3 a is the mould of the shift scratch circuit in the Please first embodiment of this Shen Block structure schematic diagram.Fig. 3 b is the electrical block diagram of the shift scratch circuit in the Please first embodiment of this Shen.Fig. 3 e is this The waveform voltage signal schematic diagram of node is pressurized in mono- embodiment of Shen Please in shift scratch circuit.
It please also refer to Fig. 3 a and Fig. 3 e, a kind of shift scratch circuit, including stages shift buffer, wherein a displacement is temporary Storage 3 mainly includes an input module 31, a pull-up module 32, an output module 33, a feedback module 34.In an embodiment In, the shift scratch circuit includes n grades of shift registors, and wherein n is positive integer, is n-th grade of displacement shown by Fig. 3 a Buffer 3.
The input module 31, the grade communication ST to one for inputting preceding shift buffer are pressurized node BP, for example, The grade communication ST of previous stage shift registor can be inputted, to improve the voltage signal Qn for being pressurized node BP to the first level A ', as shown in Figure 3 e.Want it is emphasized that although in this embodiment, input be previous stage shift registor grade communication Number ST, but with the difference that signal configures, it is temporary that second level before inputting, preceding three-level or other primes (n-x) displacement also may be selected The grade communication ST of storage.
The pull-up module 32 believes the voltage for exporting one first pull up signal Pu1 to the pressurization node BP Number Qn is drawn high by the first level A ' to second electrical level B ', and exports one second pull up signal Pu2 to the pressurization node BP makes the voltage signal Qn be maintained at the second electrical level B ', as shown in Figure 3 e.
The output module 33 receives a clock signal CKn, and according to the clock signal CKn by the voltage signal Qn is drawn high from the second high level B ' coupling to third high level C ', as shown in Figure 3 e.Also, after output module 33 will receive coupling Voltage signal Qn control and opens, via an output end O output one gated sweep signal Gn.When the clock signal CKn's When end-of-pulsing, the pull-up module 32 can export the second pull up signal Pu2 to the pressurization node BP, make the voltage Signal Qn is maintained at second electrical level B '.
The feedback module 34, receive a feedback signal FB, by it is described pressurization node BP coupling after voltage signal Qn with And gated sweep signal Gn, it is pulled low to default low level Vss.
In one embodiment, the shift registor 3 is including further including a sub- pull-down control module 35 and a son drop-down Module 36.Wherein, sub- pull-down module 36, for maintaining the voltage signal Qn in the default low level Vss.As under son Control module 35 is drawn, then for controlling the operation of the sub- pull-down module 36.
Then, Fig. 3 b is please referred to, Fig. 3 b shows the detailed circuit structure of above-mentioned n-th grade of shift registor 3.The output Module 33 includes switch T11.Node BP, the switch T11 are pressurized described in a control terminal T11a electric property coupling of the switch T11 First end T11b for receiving the clock signal CKn, output end described in the second end T11c electric property coupling of the switch T11 O, for exporting the gated sweep signal Gn.Wherein, when the voltage signal Qn coupling of the pressurization node BP is improved to described When third level C ', the switch T11 can be opened and be exported the gated sweep signal Gn.
The input module 31 includes switch T12, described in a control terminal T12a electric property coupling of the switch T12 described in open Pressurization node BP described in the second end T12c electric property coupling of the first end T12b, the switch T12 of T12 is closed, it is described for exporting Grade communication ST to the pressurization node BP is pressurized node BP its voltage signal Qn to the first level A ' to improve.
The feedback module 34 includes switch T13 and switch T14.Wherein, a control terminal T13a of the switch T13 is electrical It is coupled to feedback signal a FB, the first end T13b of the switch T13 and is electrically coupled to the output end O, the switch T13's Second end T13c is electrically coupled to the default low level.Wherein, the switch T13 can be opened in response to feedback signal FB, The first end T13b and second end T13c that switch T13 is connected, are pulled low to the default low level for the gated sweep signal Gn Vss。
A control terminal T14a of the switch T14 is electrically coupled to the feedback signal FB, and the one first of the switch T14 End T14b is electrically coupled to the pressurization node BP, a second end T14c of the switch T14 be electrically coupled to it is described preset it is low Level Vss.Wherein, switch T14 is opened in response to feedback signal FB, and the first end T14b and second of the switch T14 is connected T14c is held, the voltage signal Qn is pulled low to default low level Vss.
The pull-up module 32 includes switch T15, switch T16, switch T17 and switch T18.
The clock signal CK (n-1) of a control terminal T15a electric property coupling previous stage shift registor of the switch T15, institute State the clock signal CK (n-2) of second level shift registor before a first end T15b electric property coupling of switch T15.Wherein, switch T15 In response to the previous stage shift registor clock signal CK (n-1) and open, the first end T15b of the switch T15 is connected With second end T15c, the clock signal CK (n-2) of the preceding second level shift registor is sent to the second end of switch T15 T15c。
The voltage signal Q (n-1) of a control terminal T16a electric property coupling previous stage shift registor of the switch T16, institute State the second end T15c of switch T15 described in a first end T16b electric property coupling of switch T16, the one of the switch T16 Node BP is pressurized described in two end T16c electric property couplings.Wherein, voltage signal Q of the switch T16 in response to previous stage shift registor (n-1) it opens, the first end T16b and second end T16c of the switch T16 is connected, and export the first pull up signal Pu1 (n) to the pressurization node BP.
The clock signal CK (n+1) of a control terminal T17a electric property coupling rear stage shift registor of the switch T17, institute State the clock signal CK (n+2) of second level shift registor after a first end T17b electric property coupling of switch T17.Wherein, described to open It closes T17 to open in response to the clock signal CK (n+1) of the rear stage shift registor, the described of the switch T17 is connected A first end T17b and second end T17c, will it is described after the clock signal CK (n+2) of second level shift registor be sent to described open Close the second end T17c of T17.
The voltage signal Q (n+1) of a control terminal T18a electric property coupling rear stage shift registor of the switch T18, institute State the second end T17c of switch T17 described in a first end T18b electric property coupling of switch T18, the one of the switch T18 Node BP is pressurized described in two end T18c electric property couplings.Wherein, electricity of the switch T18 in response to the rear stage shift registor It presses signal Q (n+1) and opens, the first end T18b and the second end T18c of the switch T18 is connected, and described in output Second pull up signal Pu2 (n) to the pressurization node BP.
It will be seen that pull-up module 32 is the voltage signal Q by previous stage shift registor from above-mentioned circuit structure (n-1) it controls and exports the first pull up signal Pu1, and be the voltage signal Q (n+1) by rear stage shift registor It controls and exports the second pull up signal Pu2.
In other words, the pull-up module 32 is according to the clock signal CK (n-1) of previous stage shift registor output First pull up signal Pu1 is drawn high the voltage signal Qn to the second electrical level B ' by the first level A ', and according to The clock signal CK (n+2) of second level shift registor exports the second pull up signal Pu2 afterwards, maintains the voltage signal Qn In the second electrical level B '.
As for the input module 31 is then according to the clock signal CK (n-2) of preceding second level shift registor input Grade communication ST to the pressurization node BP, to improve the voltage signal Qn to the first level A ' of the pressurization node BP.
Fig. 3 e is the voltage signal Qn waveform diagram that node BP is pressurized in illustrative shift scratch circuit.When in Fig. 3 b The grade communication ST of previous stage shift registor is sent to the pressurization node BP according to the pulse of clock signal CK (n-2) When, pressurization node BP can be pre-charged, voltage signal Qn be improved to the first level A ', as shown in Figure 3 e.
Then, according to the pulse of clock signal CK (n-1), the first pull up signal Pu1 is sent to described by pull-up module 32 It is pressurized node BP, the voltage signal Qn for being pressurized node BP is made to be pulled to second electrical level B ' by the first level A '.
Then, when clock signal CKn is applied to the first end T11b of switch T11, electrical couplings can be generated, save pressurization The voltage signal Qn of point BP is further increased from the second electrical level B ' after preliminary filling to third level C ', as shown in Figure 3 e.After coupling Voltage signal Qn be applied to the control terminal T11a of switch T11, switch T11 can be made to open, the clock on first end T11a is believed Number CKn is sent to second end T11b, and exports via output end O, and generates the gated sweep signal Gn.
Then, as shown in Figure 3 e, with the end of clock signal CKn, the voltage signal Qn of pressurization node BP is from coupling with after Third level C ' to decline.At this point, according to the pulse of clock signal CK (n+2), pull-up module 32 is by the second pull up signal Pu2 It is sent to the pressurization node BP, the voltage signal for being pressurized node BP is enable persistently to be maintained at second electrical level B '.Work as clock signal When the end-of-pulsing of CK (n+1), pull-up module can stop exporting the second pull up signal Pu2, be pressurized the voltage letter of node BP at this time Number Qn can be pulled down to the first level A ' from second electrical level B '.
Please a, Fig. 3 b, Fig. 3 e and Fig. 4, Fig. 4 are the work of the shift scratch circuit in mono- embodiment of this Shen Please with reference to Figure 3 Make time diagram, for showing the working timing figure of the 4th grade of (n=4) shift registor 3, and for the ease of comparing, also together When show the part working sequence of above-mentioned 4th grade of shift registor 2.
As shown in figure 4, shift scratch circuit has used eight groups of clock signal CK1-CK8 to control operation.Wherein, displacement is temporary Voltage signal Q4 ' of the storage 3 at pressurization node BP, can be divided into five periods:When t1 ' is that grade communication ST is pre-charged Between;T2 ' was the first pull up signal Pu1 action time;T3 ' is the output gated sweep signal Gn time;T4 ' is the second pull up signal Pu2 action time;T5 ' is then the pulldown gate scanning signal Gn time.
In period t1 ', according to clock signal CK2, the grade communication ST sent by previous stage shift registor, i.e., The grade communication ST of 3 grades of shift registors can be pre-charged pressurization node BP, therefore voltage signal Q4 ' can be improved to the One level A '.Also that is, switch T12 can input the grade communication ST to the pressurization node BP according to clock signal CK2.
In period t2 ', according to clock signal CK3, pull-up module 32 can export the first pull up signal Pu1, will be described Voltage signal Q4 ' is drawn high by the first level A ' to the second electrical level B ', and the pulse of the first pull up signal Pu1 can be at any time The end-of-pulsing of clock signal CK2.
In period t3 ', since clock signal CK4 is applied to the first end T11b of switch T11, and generated with pressurization node BP Electrical couplings, therefore voltage signal Q4 ' is improved from second electrical level B ' coupling to third level C ', and makes the switch in Fig. 3 b T11 is opened, and clock signal CK4 is connected, and export gated sweep signal.
Then, in period t4 ', the end-of-pulsing of clock signal CK4 leads to the voltage signal Q4 ' for being pressurized node BP, can be from Third level C ' drop-down.But according to clock signal CK6, pull-up module 32 can export the second pull up signal Pu2, make institute The second electrical level B ' can be maintained at by stating voltage signal Q4 '.The pulse of second pull up signal Pu2 can follow clock signal CK5 Pulse terminates simultaneously.
In period t5 ', due to the end-of-pulsing of the second pull up signal Pu2, so voltage signal Q4 ' can be by second electricity Flat B ' is pulled down to the first level A '.After period t5 ', the pulse of accompanying clock signal CK8, before shift registor 3 can receive The feedback signal FB stated discharges to pressurization node BP, voltage signal Q4 ' is pulled down to from the first level A ' and presets low electricity It is flat.
It is worth noting that, the pull-up module 32 is other than with control mode signal shown in Fig. 3 b, moreover it is possible to thoroughly Different control mode signals is crossed, to generate required the first pull up signal Pu1 and the second pull up signal Pu2.
For example, in fig 3b, the clock signal CK of the control terminal T15a electric property coupling previous stage shift registor of switch T15 (n-1), first end T15b is then the clock signal CK (n-2) of second level shift registor before electric property coupling.But in an embodiment In, the control terminal T15a of switch T15 also can before electric property coupling second level shift registor clock signal CK (n-2), as first Hold T15b then can electric property coupling previous stage shift registor clock signal CK (n-1).Wherein, switch T15 is in response to before described The clock signal CK (n-2) of second level shift registor and open, the first end T15b and second end of the switch T15 is connected The clock signal CK (n-1) of the previous stage shift registor is sent to the second end T15c of switch T15 by T15c.
In addition, in Fig. 3 b, the clock signal CK (n of the control terminal T17a electric property coupling rear stage shift registor of switch T17 + 1), first end T17b then after electric property coupling second level shift registor clock signal CK (n+2).But in one embodiment, The control terminal T17a of switch T17 also can after electric property coupling second level shift registor clock signal CK (n+2), as first end T17b then can electric property coupling rear stage shift registor clock signal CK (n+1).In this way, switch T17 is in response to described rear two The clock signal CK (n+2) of grade shift registor and opens, the first end T17b and second end of the conducting switch T17 The clock signal CK (n+1) of the rear stage shift registor is sent to the second end T17c of the switch T17 by T17c.
In one embodiment, a control terminal T16a of the switch T16, also can second level shift registor before electric property coupling Voltage signal Q (n-2), and opened in response to the voltage signal Q (n-2) of preceding second level shift registor, in output described first Draw signal Pu1 (n) to the pressurization node BP.
In another embodiment, a control terminal T18a of the switch T18, also can second level shift registor after electric property coupling Voltage signal Q (n+2), and opened in response to the voltage signal Q (n+2) of second level shift registor after described, described in output Second pull up signal Pu2 (n) to the pressurization node BP.
Then, Fig. 3 c, Fig. 3 d and Fig. 3 e are please referred to.Fig. 3 c is the mould of the shift scratch circuit in the application second embodiment Block structure schematic diagram.Fig. 3 d is the electrical block diagram of the shift scratch circuit in the application second embodiment.Fig. 3 e is this Apply for the waveform voltage signal schematic diagram for being pressurized node in an embodiment in shift scratch circuit.
It please also refer to Fig. 3 c and Fig. 3 e, a kind of first buffering circuit of displacement, including stages shift buffer, wherein a displacement Buffer 4 mainly includes that an input module 41, one couples pull-up module 42, an output module 43, a feedback module 44.It is real one It applies in example, the shift scratch circuit includes n grades of shift registors, and it is n-th grade shown by Fig. 3 c that wherein n, which is positive integer, Shift registor 4.
The input module 41, the grade communication ST to one for inputting preceding shift buffer are pressurized node BP, for example, The grade communication ST of previous stage shift registor can be inputted, to improve the voltage signal Qn for being pressurized node BP to the first level A ', as shown in Figure 3 e.Want it is emphasized that although in this embodiment, input be previous stage shift registor grade communication Number ST, but with the difference that signal configures, second level, preceding three-level or other preceding shift buffers before inputting also may be selected Grade communication ST.
The coupling pull-up module 42 is coupled to the pressurization node BP, for generating one first pull up signal Pu1 and one Second pull up signal Pu2.Wherein, the first pull up signal Pu1, can pass through electrical couplings, indirectly-acting in pressurization node BP, The voltage signal Qn is drawn high by the first level A ' coupling to second electrical level B ', the second pull up signal Pu2 and then may be used Through electrical couplings, the voltage signal Qn is maintained at the second electrical level B ', such as Fig. 3 e in pressurization node BP by indirectly-acting It is shown.
The output module 43 receives a clock signal CKn, and according to the clock signal CKn by the voltage signal Qn is drawn high from the second high level B ' coupling to third high level C ', as shown in Figure 3 e.Also, after output module 43 will receive coupling Voltage signal Qn control and opens, via an output end O output one gated sweep signal Gn.When the clock signal CKn's When end-of-pulsing, the coupling pull-up module 42 can generate the second pull up signal Pu2, and penetrate electrical couplings indirectly-acting In pressurization node BP, the voltage signal Qn is made to be maintained at the second electrical level B '.
The feedback module 44, receive a feedback signal FB, by it is described pressurization node BP coupling after voltage signal Qn with And gated sweep signal Gn, it is pulled low to a default low level Vss.
In one embodiment, the shift registor 4 is including further including a sub- pull-down control module 45 and a son drop-down Module 46.Wherein, sub- pull-down module 46, for maintaining the voltage signal Qn in the default low level Vss.As under son Control module 45 is drawn, then for controlling the operation of the sub- pull-down module 46.
Then, Fig. 3 d is please referred to, Fig. 3 d shows the detailed circuit structure of above-mentioned n-th grade of shift registor 4.The output Module 43 includes switch T21.Node BP, the switch T21 are pressurized described in a control terminal T21a electric property coupling of the switch T21 First end T21b for receiving the clock signal CKn, output end described in the second end T21c electric property coupling of the switch T21 O, for exporting the gated sweep signal Gn.Wherein, when the voltage signal Qn coupling of the pressurization node BP is improved to described When third level C ', the switch T21 can be opened and be exported the gated sweep signal Gn.
The input module 41 includes switch T22, described in a control terminal T22a electric property coupling of the switch T22 described in open Pressurization node BP described in the second end T22c electric property coupling of the first end T22b, the switch T22 of T22 is closed, it is described for exporting Grade communication ST to the pressurization node BP is pressurized node BP its voltage signal Qn to the first level A ' to improve.
The feedback module 44 includes switch T23 and switch T24.Wherein, a control terminal T23a of the switch T23 is electrical It is coupled to feedback signal a FB, the first end T23b of the switch T23 and is electrically coupled to the output end O, the switch T23's Second end T23c is electrically coupled to the default low level Vss.Wherein, the switch T23 can be held in response to feedback signal FB It opens, the first end T23b and second end T23c of switch T23 is connected, the gated sweep signal Gn is pulled low to and described presets low electricity Flat Vss.
A control terminal T24a of the switch T24 is electrically coupled to the feedback signal FB, and the one first of the switch T24 End T24b is electrically coupled to the pressurization node BP, a second end T24c of the switch T24 be electrically coupled to it is described preset it is low Level Vss.Wherein, switch T24 is opened in response to feedback signal FB, and the first end T24b and second of the switch T24 is connected T24c is held, the voltage signal Qn is pulled low to default low level Vss.
The coupling pull-up module 42 includes switch T25, switch T26, switch T27, switch T28 and switch T29.
The clock signal CK (n-1) of a control terminal T25a electric property coupling previous stage shift registor of the switch T25, institute State the clock signal CK (n-2) of second level shift registor before a first end T25b electric property coupling of switch T25.Wherein, switch T25 In response to the previous stage shift registor clock signal CK (n-1) and open, the first end T25b of the switch T25 is connected With second end T25c, the clock signal CK (n-2) of the preceding second level shift registor is sent to the second end of switch T25 T25c。
The voltage signal Q (n-1) of a control terminal T26a electric property coupling previous stage shift registor of the switch T26, institute State the second end T25c of switch T25 described in a first end T26b electric property coupling of switch T26, the one of the switch T26 A first end T29b of switch T29 described in two end T26c electric property couplings, and the pressurization node is coupled via the switch T29 BP.Wherein, switch T26 in response to previous stage shift registor voltage signal Q (n-1) and open, be connected the switch T26's First end T26b and second end T26c, and export the first pull up signal Pu1 (n).
The clock signal CK (n+1) of a control terminal T27a electric property coupling rear stage shift registor of the switch T27, institute State the clock signal CK (n+2) of second level shift registor after a first end T27b electric property coupling of switch T27.Wherein, described to open It closes T27 to open in response to the clock signal CK (n+1) of the rear stage shift registor, the described of the switch T27 is connected A first end T27b and second end T27c, will it is described after the clock signal CK (n+2) of second level shift registor be sent to described open Close the second end T27c of T27.
The voltage signal Q (n+1) of a control terminal T28a electric property coupling rear stage shift registor of the switch T28, institute State the second end T27c of switch T27 described in a first end T28b electric property coupling of switch T28, the one of the switch T28 The first end T29b of switch T29 described in two end T28c electric property couplings, and the pressurization node BP is coupled via the switch T29. Wherein, the switch T28 in response to the rear stage shift registor voltage signal Q (n+1) and open, the switch is connected The first end T28b and the second end T28c of T28, and export the second pull up signal Pu2 (n).
Node BP, the first end of the switch T29 are pressurized described in a control terminal T29a electric property coupling of the switch T29 T29b is for receiving the first pull up signal Pu1 and the second pull up signal Pu2, a second end of the switch T29 T29b is electrically coupled to the default low level Vss and leads wherein the switch T29 is opened in response to the voltage signal Qn Lead to the first end T29b and the second end T29c of the switch T29.
When the first end T29b of the switch T29 receives the first pull up signal Pu1, switch T29 can be coupled to Control terminal T29a, and pull up the voltage signal Qn to second electrical level B ' of pressurization node BP.Then, when the second end of switch T29 When T29c receives the second pull up signal Pu2, it can be also coupled to the control terminal T29a of switch T29, and maintain pressurization node BP Voltage signal Qn in second electrical level B '.
In addition, will be seen that coupling pull-up module 42 is the electricity by previous stage shift registor from above-mentioned circuit structure Pressure signal Q (n-1) controls and generates the first pull up signal Pu1, by the voltage signal Qn by the first level A ' coupling Conjunction is drawn high to the second electrical level B ', and be by rear stage shift registor voltage signal Q (n+1) control and generate institute The second pull up signal Pu2 is stated, the pressurization node is electrically coupled to, the voltage signal Qn is made to be maintained at the second electrical level.
In other words, the coupling pull-up module 42 is generated according to the clock signal CK (n-1) of previous stage shift registor The first pull up signal Pu1 is drawn high the voltage signal Qn to the second electrical level B ' by the first level A ' coupling, And the second pull up signal Pu2 is generated according to the clock signal CK (n+2) of rear second level shift registor, is electrically coupled to institute Pressurization node is stated, the voltage signal Qn is made to be maintained at the second electrical level B '.
As for the input module 41 is then according to the clock signal CK (n-2) of preceding second level shift registor input Grade communication ST to the pressurization node BP, to improve the voltage signal Qn to the first level A ' of the pressurization node BP.
Fig. 3 e is the voltage signal Qn waveform diagram that node BP is pressurized in illustrative shift scratch circuit.When in Fig. 3 d The grade communication ST of previous stage shift registor is sent to the pressurization node BP according to the pulse of clock signal CK (n-2) When, pressurization node BP can be pre-charged, voltage signal Qn be improved to the first level A ', as shown in Figure 3 e.
Then, it according to the pulse of clock signal CK (n-1), couples pull-up module 42 and generates the first pull up signal Pu1, and thoroughly Electrical couplings are crossed, the voltage signal Qn for being pressurized node BP is made to be pulled to second electrical level B ' by the first level A ' coupling.
Then, when clock signal CKn is applied to the first end T21b of switch T21, electrical couplings can be generated, save pressurization The voltage signal Qn of point BP is further increased from the second electrical level B ' after preliminary filling to third level C ', as shown in Figure 3 e.After coupling Voltage signal Qn be applied to the control terminal T21a of switch T21, switch T21 can be made to open, the clock on first end T21a is believed Number CKn is sent to second end T21b, and exports via output end O, generates the gated sweep signal Gn.
Then, as shown in Figure 3 e, with the end of clock signal CKn, the voltage signal Qn of pressurization node BP is from coupling with after Third level C ' to decline.At this point, coupling pull-up module 42 can generate on second according to the pulse of clock signal CK (n+2) Signal Pu2 is drawn, and through electrical couplings indirectly-acting in pressurization node BP, the voltage signal for being pressurized node BP is enable to continue to maintain In second electrical level B '.When the end-of-pulsing of clock signal CK (n+1), coupling pull-up module can stop exporting the second pull up signal Pu2, the voltage signal Qn for being pressurized node BP at this time can be pulled down to the first level A ' from second electrical level B '.
It is illustrated referring to Fig. 3 c, Fig. 3 d, Fig. 3 e and Fig. 4.
As shown in figure 4, shift scratch circuit has used eight groups of clock signal CK1-CK8 to control operation.Wherein, displacement is temporary Voltage signal Q4 ' of the storage 4 at pressurization node BP, can be divided into five periods:When t1 ' is that grade communication ST is pre-charged Between;T2 ' was the first pull up signal Pu1 coupling time;T3 ' is the output gated sweep signal Gn time;T4 ' is the second pull-up The signal Pu2 coupling time;T5 ' is then the pulldown gate scanning signal Gn time.
In period t1 ', according to clock signal CK2, the grade communication ST sent by previous stage shift registor, i.e., The grade communication ST of 3 grades of shift registors can be pre-charged pressurization node BP, therefore voltage signal Q4 ' can be improved to the One level A '.Also that is, switch T22 can input the grade communication ST to the pressurization node BP according to clock signal CK2.
In period t2 ', according to clock signal CK3, the first pull up signal Pu1 can be generated by coupling pull-up module 42, with It is pressurized node BP and generates electrical couplings, the voltage signal Q4 ' is drawn high by the first level A ' coupling to second electricity The pulse of flat B ', the first pull up signal Pu1 can follow the end-of-pulsing of clock signal CK2.
In period t3 ', since clock signal CK4 is applied to the first end T21b of switch T21, and generated with pressurization node BP Electrical couplings, therefore voltage signal Q4 ' is improved from second electrical level B ' coupling to third level C ', and makes the switch in Fig. 3 d T21 is opened, and clock signal CK4 is connected, and export gated sweep signal.
Then, in period t4 ', the end-of-pulsing of clock signal CK4 leads to the voltage signal Q4 ' for being pressurized node BP, can be from Third level C ' drop-down.But according to clock signal CK6, the second pull up signal Pu2 can be generated by coupling pull-up module 42, Electrical couplings are generated with pressurization node BP, make the voltage signal Q4 ' that the second electrical level B ' can be maintained at.Second pull up signal The pulse of Pu2 can follow the pulse of clock signal CK5 while terminate.
In period t5 ', due to the end-of-pulsing of the second pull up signal Pu2, so voltage signal Q4 ' can be by second electricity Flat B ' is pulled down to the first level A '.After period t5 ', the pulse of accompanying clock signal CK8, before shift registor 4 can receive The feedback signal FB stated discharges to pressurization node BP, voltage signal Q4 ' is pulled down to from the first level A ' and presets low electricity It is flat.
It is worth noting that, the coupling pull-up module 42 is gone back other than with control mode signal shown in Fig. 3 d Different control mode signals can be penetrated, to generate required the first pull up signal Pu1 and the second pull up signal Pu2.
For example, in Fig. 3 d, the clock signal CK of the control terminal T25a electric property coupling previous stage shift registor of switch T25 (n-1), first end T25b is then the clock signal CK (n-2) of second level shift registor before electric property coupling.But in an embodiment In, the control terminal T25a of switch T25 also can before electric property coupling second level shift registor clock signal CK (n-2), as first Hold T25b then can electric property coupling previous stage shift registor clock signal CK (n-1).Wherein, switch T25 is in response to before described The clock signal CK (n-2) of second level shift registor and open, the first end T25b and second end of the switch T25 is connected The clock signal CK (n-1) of the previous stage shift registor is sent to the second end T25c of switch T25 by T25c.
In addition, in Fig. 3 d, the clock signal CK (n of the control terminal T27a electric property coupling rear stage shift registor of switch T27 + 1), first end T27b then after electric property coupling second level shift registor clock signal CK (n+2).But in one embodiment, The control terminal T27a of switch T27 also can after electric property coupling second level shift registor clock signal CK (n+2), as first end T27b then can electric property coupling rear stage shift registor clock signal CK (n+1).In this way, switch T27 is in response to described rear two The clock signal CK (n+2) of grade shift registor and opens, the first end T27b and second end of the conducting switch T27 The clock signal CK (n+1) of the rear stage shift registor is sent to the second end T27c of the switch T27 by T27c.
In one embodiment, a control terminal T26a of the switch T26, also can second level shift registor before electric property coupling Voltage signal Q (n-2), and opened in response to the voltage signal Q (n-2) of preceding second level shift registor, in output described first It draws signal Pu1 (n).
In another embodiment, a control terminal T28a of the 8th switch T28, also can after electric property coupling second level displacement it is temporary The voltage signal Q (n+2) of storage, and opened in response to the voltage signal Q (n+2) of the rear second level shift registor, it exports The second pull up signal Pu2 (n).
Fig. 5 is the display device schematic diagram of one embodiment of the application.Referring to figure 5., the display device 12, including a master Dynamic switching array substrate 121, an opposite substrate 120 is arranged oppositely with the active switch array substrate 121 and an array base Gate plate driving circuit 122, wherein array substrate gate driving circuit 122 is directly produced on active switch array with micro-photographing process On the surface of substrate 121.The array substrate gate driving circuit 122 includes that displacement shown in Fig. 3 c and Fig. 3 d is temporary Deposit circuit.Also that is, can have multistage shift registor 3 or shift register in the array substrate gate driving circuit 110 Device 4.
The application exports the first pull up signal Pu1, through electrical couplings, indirectly due to having used a coupling pull-up module Pressurization node is acted on, and the voltage signal for being pressurized node is made to be pulled to higher level.Therefore, when clock signal and output mould Block electrical property coupling and when, can ensure that switch rapidly open, so that shift registor accurately and is smoothly exported gated sweep signal. Secondly as the coupling pull-up module of the application can also export the second pull up signal in the end-of-pulsing of gated sweep signal Pu2, through electrical couplings, indirectly-acting is in pressurization node, to maintain the voltage signal of pressurization node in a high level, therefore can Accelerate pulldown gate scanning signal, and then improve the trailing phenomenon of gated sweep signal, to promote the quality of display picture.
The above is only the specific embodiment of the application, not makes any form of restriction to the application, though Right the application is disclosed above with specific embodiment, however is not limited to the application, any technology people for being familiar with this profession Member, do not departing within the scope of technical scheme, when the method and technique content using the disclosure above make it is a little more Equivalent embodiment that is dynamic or being modified to equivalent variations, but all contents without departing from technical scheme, according to the application's Technical spirit any simple modification, equivalent change and modification to the above embodiments, still fall within technical scheme In the range of.

Claims (10)

1. a kind of shift scratch circuit, which is characterized in that including stages shift buffer, any grade of shift registor packet It includes:
Input module inputs the grade communication number extremely pressurization node of preceding shift buffer;
Pull-up module is coupled, the pressurization node is coupled to, is used to generate the first pull up signal and the second pull up signal, wherein institute The first pull up signal is stated, through electrical couplings, the voltage signal is drawn high by first level coupling to second electrical level;
Output module receives clock signal, and is coupled the voltage signal from the second electrical level according to the clock signal It draws high to third level, the output module is controlled by the voltage signal of the third level, exported via output end Gated sweep signal, wherein the coupling pull-up module generates second pull-up when the end-of-pulsing of the clock signal Signal, and electrical couplings are penetrated, the voltage signal is maintained at the second electrical level;And
Feedback module receives feedback signal, and the voltage signal and the gated sweep signal of the pressurization node are drawn Down to default low level.
2. shift scratch circuit as described in claim 1, which is characterized in that any level shift registor further includes under son Drawing-die block, for maintaining the voltage signal in the default low level;And sub- pull-down control module, for controlling the son The operation of pull-down module.
3. shift scratch circuit as described in claim 1, which is characterized in that the output module includes first switch, described Node is pressurized described in one control terminal electric property coupling of first switch, a first end of the first switch is for receiving the clock Signal, output end described in a second end electric property coupling of the first switch, for exporting the gated sweep signal, wherein when When voltage signal coupling raising to the third level of the pressurization node, the first switch opens and exports the grid Scanning signal.
4. shift scratch circuit as described in claim 1, which is characterized in that the input module includes second switch, described The first end of the second switch described in one control terminal electric property coupling of second switch, the second end of the second switch is for defeated The grade communication number out.
5. shift scratch circuit as described in claim 1, which is characterized in that the feedback module includes:
Third switch, a control terminal of third switch are electrically coupled to the feedback signal, and the one of the third switch First end is electrically coupled to the output end, and a second end of the third switch is electrically coupled to the default low level, Described in third switch opened in response to the feedback signal, the first end and described second of third switch is connected End, is pulled low to the default low level for the gated sweep signal;And
One control terminal of the 4th switch, the 4th switch is electrically coupled to the feedback signal, and the one the of the 4th switch One end is electrically coupled to the pressurization node, and a second end of the 4th switch is electrically coupled to the default low level, Described in the 4th switch opened in response to the feedback signal, be connected it is described 4th switch the first end and described second End, is pulled low to the default low level for the voltage signal.
6. shift scratch circuit as described in claim 1, which is characterized in that the coupling pull-up module includes:
5th switch, the clock signal of a control terminal electric property coupling previous stage shift registor of the 5th switch, described the The clock signal of second level shift registor before one first end electric property coupling of five switches, wherein the 5th switch is in response to described The clock signal of previous stage shift registor and open, be connected it is described 5th switch the first end and a second end, by institute The clock signal of second level shift registor is sent to the second end of the 5th switch before stating;
6th switch, the voltage signal of a control terminal electric property coupling previous stage shift registor of the 6th switch, described the The second end of 5th switch described in one first end electric property coupling of six switches, a second end electrical property coupling of the 6th switch The pressurization node is connect, wherein the described 6th switchs the voltage signal in response to the previous stage shift registor and open, is led Lead to the first end and the second end of the 6th switch, and exports first pull up signal;
7th switch, the clock signal of a control terminal electric property coupling rear stage shift registor of the 7th switch, described the The clock signal of second level shift registor after one first end electric property coupling of seven switches, wherein the 7th switch is in response to described The clock signal of rear stage shift registor and open, be connected it is described 7th switch the first end and a second end, by institute The clock signal for stating rear second level shift registor is sent to the second end of the 7th switch;And
8th switch, the voltage signal of a control terminal electric property coupling rear stage shift registor of the 8th switch, described the The second end of 7th switch described in one first end electric property coupling of eight switches, a second end electrical property coupling of the 8th switch The pressurization node is connect, wherein the described 8th switchs the voltage signal in response to the rear stage shift registor and open, is led Lead to the first end and the second end of the 8th switch, and exports second pull up signal.
7. shift scratch circuit as described in claim 1, which is characterized in that the coupling pull-up module further includes the 9th and opens It closes, node is pressurized described in a control terminal electric property coupling of the 9th switch, a first end of the 9th switch is for receiving First pull up signal and second pull up signal, a second end of the 9th switch be electrically coupled to it is described preset it is low Level, wherein it is described 9th switch opened in response to the voltage signal, be connected it is described 9th switch the first end with The second end.
8. shift scratch circuit as described in claim 1, which is characterized in that the coupling pull-up module is moved by previous stage The voltage signal of position buffer controls and generates first pull up signal, and the voltage signal is coupled by first level Draw high to the second electrical level, and be by rear stage shift registor voltage signal controlled and generate it is described second pull-up Signal is electrically coupled to the pressurization node, the voltage signal is made to be maintained at the second electrical level.
9. shift scratch circuit as described in claim 1, which is characterized in that the coupling pull-up module is moved according to previous stage The clock signal of position buffer generates first pull up signal, by the voltage signal by first level coupling draw high to The second electrical level, and second pull up signal, electrical couplings are generated according to the clock signal of rear second level shift registor To the pressurization node, the voltage signal is made to be maintained at the second electrical level.
10. a kind of display device, which is characterized in that the display device includes:
One active switch array substrate;And
One opposite substrate is arranged oppositely with the active switch array substrate;
Wherein, array substrate gate driving circuit, and the array substrate grid have been made in the active switch array substrate Driving circuit includes such as the described in any item shift scratch circuits of claim 1 to 9.
CN201810786384.2A 2018-07-17 2018-07-17 Display device and shift register circuit Active CN108877713B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201810786384.2A CN108877713B (en) 2018-07-17 2018-07-17 Display device and shift register circuit
PCT/CN2019/082287 WO2020015397A1 (en) 2018-07-17 2019-04-11 Display device and shift register circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810786384.2A CN108877713B (en) 2018-07-17 2018-07-17 Display device and shift register circuit

Publications (2)

Publication Number Publication Date
CN108877713A true CN108877713A (en) 2018-11-23
CN108877713B CN108877713B (en) 2020-06-12

Family

ID=64302624

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810786384.2A Active CN108877713B (en) 2018-07-17 2018-07-17 Display device and shift register circuit

Country Status (2)

Country Link
CN (1) CN108877713B (en)
WO (1) WO2020015397A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109389957A (en) * 2018-12-05 2019-02-26 惠科股份有限公司 Array substrate horizontal drive circuit and display device
WO2020015397A1 (en) * 2018-07-17 2020-01-23 惠科股份有限公司 Display device and shift register circuit
WO2020015398A1 (en) * 2018-07-17 2020-01-23 惠科股份有限公司 Display device and shift register circuit
WO2020151050A1 (en) * 2019-01-22 2020-07-30 深圳市华星光电半导体显示技术有限公司 Goa circuit and liquid crystal display device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201208255A (en) * 2010-08-10 2012-02-16 Au Optronics Corp Shift register circuit
CN103745696A (en) * 2013-10-03 2014-04-23 友达光电股份有限公司 Gate drive circuit
US20170116945A1 (en) * 2015-10-27 2017-04-27 Lg Display Co., Ltd. Display device
CN106910484A (en) * 2017-05-09 2017-06-30 惠科股份有限公司 A kind of display device and its drive circuit and method
CN107622758A (en) * 2016-07-14 2018-01-23 三星显示有限公司 Gate driving circuit and the display device with gate driving circuit
CN107871486A (en) * 2017-12-21 2018-04-03 惠科股份有限公司 Display device and shift scratch circuit

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103730089B (en) * 2013-12-26 2015-11-25 京东方科技集团股份有限公司 Gate driver circuit, method, array base palte horizontal drive circuit and display device
CN108877713B (en) * 2018-07-17 2020-06-12 惠科股份有限公司 Display device and shift register circuit

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201208255A (en) * 2010-08-10 2012-02-16 Au Optronics Corp Shift register circuit
CN103745696A (en) * 2013-10-03 2014-04-23 友达光电股份有限公司 Gate drive circuit
US20170116945A1 (en) * 2015-10-27 2017-04-27 Lg Display Co., Ltd. Display device
CN107622758A (en) * 2016-07-14 2018-01-23 三星显示有限公司 Gate driving circuit and the display device with gate driving circuit
CN106910484A (en) * 2017-05-09 2017-06-30 惠科股份有限公司 A kind of display device and its drive circuit and method
CN107871486A (en) * 2017-12-21 2018-04-03 惠科股份有限公司 Display device and shift scratch circuit

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020015397A1 (en) * 2018-07-17 2020-01-23 惠科股份有限公司 Display device and shift register circuit
WO2020015398A1 (en) * 2018-07-17 2020-01-23 惠科股份有限公司 Display device and shift register circuit
CN109389957A (en) * 2018-12-05 2019-02-26 惠科股份有限公司 Array substrate horizontal drive circuit and display device
US11462187B2 (en) 2018-12-05 2022-10-04 HKC Corporation Limited Row drive circuit of array substrate and display device
WO2020151050A1 (en) * 2019-01-22 2020-07-30 深圳市华星光电半导体显示技术有限公司 Goa circuit and liquid crystal display device

Also Published As

Publication number Publication date
CN108877713B (en) 2020-06-12
WO2020015397A1 (en) 2020-01-23

Similar Documents

Publication Publication Date Title
CN108877713A (en) Display device and shift scratch circuit
CN105336291B (en) Shift register cell and its driving method and display device
CN108806634A (en) The driving method of shift registor, display panel and shift registor
CN102903322B (en) Shift register and driving method thereof and array base palte, display device
CN101303896B (en) Shift buffer capable of reducing frequency coupling effect and shift buffer unit
CN106023943A (en) Shifting register and drive method thereof, grid drive circuit and display device
CN107871486A (en) Display device and shift scratch circuit
CN110299112A (en) GOA circuit
CN107358931B (en) GOA circuit
CN106710548A (en) CMOS GOA (Gate Driver on Array) circuit
CN107767809A (en) Drive element of the grid, driving method and gate driving circuit
CN106098016B (en) Scan drive circuit and flat display apparatus with the circuit
US10204586B2 (en) Gate driver on array (GOA) circuits and liquid crystal displays (LCDs)
CN105654991A (en) Shifting register, driving method thereof, GOA circuit and display device
CN109410882A (en) GOA circuit and liquid crystal display panel
CN108962171A (en) GOA circuit and liquid crystal display device with the GOA circuit
WO2020107949A1 (en) Goa circuit and display panel
CN108877723A (en) GOA circuit and liquid crystal display device with the GOA circuit
CN105761663A (en) Shift register unit, gate drive circuit and display device
CN107221298A (en) A kind of GOA circuits and liquid crystal display
WO2018040484A1 (en) Gate driving circuit
CN106297630B (en) Scan drive circuit and flat display apparatus with the circuit
WO2020220565A1 (en) Goa circuit and display device
CN108922485A (en) The driving method of grid electrode drive circuit structure, display panel and grid electrode drive circuit structure
CN108831395A (en) Display device and shift scratch circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant