CN108305587A - 显示装置 - Google Patents

显示装置 Download PDF

Info

Publication number
CN108305587A
CN108305587A CN201710019692.8A CN201710019692A CN108305587A CN 108305587 A CN108305587 A CN 108305587A CN 201710019692 A CN201710019692 A CN 201710019692A CN 108305587 A CN108305587 A CN 108305587A
Authority
CN
China
Prior art keywords
voltage
switch
line
during
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201710019692.8A
Other languages
English (en)
Inventor
罗闵馨
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Innolux Corp
Original Assignee
Innolux Display Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Innolux Display Corp filed Critical Innolux Display Corp
Priority to CN201710019692.8A priority Critical patent/CN108305587A/zh
Priority to US15/866,490 priority patent/US10629119B2/en
Publication of CN108305587A publication Critical patent/CN108305587A/zh
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275Details of drivers for data electrodes
    • G09G3/3291Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809Several active elements per pixel in active matrix panels
    • G09G2300/0819Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/08Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809Several active elements per pixel in active matrix panels
    • G09G2300/0842Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243Details of the generation of driving signals
    • G09G2310/0245Clearing or presetting the whole screen independently of waveforms, e.g. on power-on
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0262The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264Details of driving circuits
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/08Details of timing specific for flat panels, other than clock recovery
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/131Interconnections, e.g. wiring lines or terminals

Abstract

本揭露提供一种显示装置。所述显示装置的像素电路包括第一开关、第二开关、第三开关、晶体管、发光元件以及电容。第一开关的第一端耦接至第一电压线。第二开关的第一端耦接至第二电压线。第三开关的第一端耦接至数据线。晶体管的第一端耦接至第一电源线。发光元件的第二端耦接至第二电源线。电容的第一端耦接至第一开关的第二端、第三开关的第二端与晶体管的控制端。电容的第二端耦接至发光元件的第一端、第二开关的第二端与晶体管的第二端。

Description

显示装置
技术领域
本揭露涉及一种显示装置,特别涉及一种显示装置中的像素电路。
背景技术
现有技术中主动矩阵有机发光二极管(active matrix organic light emittingdiode,AMOLED)显示面板的像素电路(pixel circuit)是由6个(或更多个)晶体管以及1个(或更多个)电容所组成。在显示面板朝向高解析度发展的趋势下,具有6个(或更多个)晶体管的现有像素电路将成为高解析度发展的瓶颈。
发明内容
本揭露的实施例提供一种显示装置。所述显示装置包括显示面板,而所述显示面板包括多个像素电路。所述多个像素电路的至少一个包括第一开关、第二开关、第三开关、晶体管、发光元件以及电容。第一开关的第一端耦接至所述显示面板的第一电压线。第二开关的第一端耦接至所述显示面板的第二电压线。第三开关的第一端耦接至所述显示面板的数据线。晶体管的第一端耦接至所述显示面板的第一电源线。发光元件的第一端与第二端分别耦接至所述晶体管的第二端与所述显示面板的第二电源线。电容的第一端耦接至所述第一开关的第二端、所述第三开关的第二端与所述晶体管的控制端。电容的所述第二端耦接至所述第二开关的第二端与所述晶体管的所述第二端。
为让本揭露的上述特征和优点能更明显易懂,下文特举实施例,并配合所附附图作详细说明如下。
附图说明
图1是依照本揭露的一实施例的一种显示装置的电路方块(circuit block)示意图;
图2是依照本揭露的一实施例而说明图1所示像素电路的电路示意图;
图3是依照本揭露的一实施例而说明图2所示像素电路的信号时序示意图;
图4是依照本揭露的另一实施例而说明图2所示像素电路的信号时序示意图;
图5是依照本揭露的又一实施例而说明图2所示像素电路的信号时序示意图。
附图标记说明:
100:显示装置;
110:驱动电路;
111:栅极驱动电路;
112:数据驱动电路;
120:显示面板;
C1:电容;
E1:发光元件;
G1、G2、G3:控制信号;
GL1_1、GL1_2、GL1_3:栅极线;
Id:驱动电流;
IN1:数据线;
INI1:第一电压线;
INI2:第二电压线;
P[1,1]、P[1,n]、P[m,1]、P[m,n]:像素电路;
P1:初始化期间;
P2:补偿期间;
P3:写数据期间;
P4:发光期间;
T1:第一开关;
T2:第二开关;
T3:第三开关;
T4:晶体管;
VDD:第一电源线;
VEE:第二电源线;
Vg:控制端电压;
Vini:初始化电压;
Vo:参考电压;
Vso:数据电压。
具体实施方式
在本案说明书全文(包括权利要求书)中所使用的“耦接(或连接)”一词可指任何直接或间接的连接手段。举例而言,若文中描述第一装置耦接(或连接)于第二装置,则应该被解释成该第一装置可以直接连接于该第二装置,或者该第一装置可以通过其他装置或某种连接手段而间接地连接至该第二装置。另外,凡可能之处,在附图及实施方式中使用相同标号的元件/构件/步骤代表相同或类似部分。不同实施例中使用相同标号或使用相同用语的元件/构件/步骤可以相互参照相关说明。
图1是依照本揭露的一实施例的一种显示装置100的电路方块(circuit block)示意图。在图1所示实施例中,显示装置100包括驱动电路110以及显示面板120。驱动电路110耦接至显示面板120。依据一些实施例,具体而言,驱动电路110可包括栅极驱动电路111和数据驱动电路112。栅极驱动电路111与显示面板120的复数条栅极线连接,数据驱动电路112与显示面板120的复数数据线连接。依照设计需求,在一些实施例中,栅极驱动电路111可直接制作在显示面板120上,而构成GOP(gate driver on panel)电路。显示面板120包括多个像素电路,例如图1所示像素电路P[1,1]、像素电路P[1,n]、像素电路P[m,1]与像素电路P[m,n]。驱动电路110可以驱动/控制显示面板120的这些像素电路,以使显示面板120显示出对应画面。
图2是依照本揭露的一实施例而说明图1所示像素电路P[1,1]的电路示意图。图1所示其他像素电路(例如像素电路P[1,n]、像素电路P[m,1]与像素电路P[m,n])可以参照像素电路P[1,1]的相关说明来类推,故不再赘述。
请参照图2,像素电路P[1,1]包括第一开关T1、第二开关T2、第三开关T3、晶体管T4、发光元件E1以及电容C1。在图2所示实施例中,晶体管T4为N通道金氧半(N-channelMetal Oxide Semiconductor,NMOS)晶体管。在其他实施例中,晶体管T4可以是P通道金氧半(P-channel Metal Oxide Semiconductor,PMOS)晶体管或是其他类型的晶体管。晶体管T4的第一端(例如漏极)耦接至显示面板120的第一电源线VDD。发光元件E1的第一端耦接至晶体管T4的第二端(例如源极)。发光元件E1的第二端耦接至显示面板120的第二电源线VEE。第一电源线VDD的电压与第二电源线VEE的电压可以依照设计需求来决定。举例来说,在图1所示实施例中,第一电源线VDD的电压可以大于第二电源线VEE的电压,发光元件E1的所述第一端可以是发光二极管的阳极,而发光元件E1的所述第二端可以是发光二极管的阴极。依照设计需求,在不同实施例中,所述发光元件E1可以是有机发光二极管(OLED)、微发光二极管(micro LED)或是其他发光元件/电路。因此,当晶体管T4为导通(turn on)时,驱动电流Id可以从第一电源线VDD通过晶体管T4与发光元件E1而流至第二电源线VEE。在其他实施例中,第一电源线VDD的电压可以小于第二电源线VEE的电压,发光元件E1的所述第一端可以是发光二极管的阴极,而发光元件E1的所述第二端可以是发光二极管的阳极。因此,当晶体管T4为导通时,驱动电流Id可以从第二电源线VEE通过发光元件E1与晶体管T4而流至第一电源线VDD。
请参照图2,驱动电流Id可以决定发光元件E1的亮度。基于晶体管T4的控制端(例如栅极)电压Vg的控制,驱动电流Id可以被调整。无论如何,不同像素电路的晶体管T4往往具有不同的临界电压(threshold voltage)Vt,而此临界电压Vt的差异性可能会影响显示面板120的显示画面。图2所示像素电路P[1,1]可以自我补偿临界电压Vt因子(容后详述)。
第一开关T1的第一端耦接至显示面板120的第一电压线INI1。第二开关T2的第一端耦接至显示面板120的第二电压线INI2。第三开关T3的第一端耦接至显示面板120的数据线IN1。电容C1的第一端耦接至第一开关T1的第二端、第三开关T3的第二端与晶体管T4的控制端。电容C1的第二端耦接至第二开关T2的第二端与晶体管T4的第二端。在图2所示实施例中,第一开关T1、第二开关T2与第三开关T3各自为N型晶体管,例如为NMOS晶体管。在其他实施例中,第一开关T1、第二开关T2和/或第三开关T3可以是P型晶体管(例如PMOS晶体管)、传输门或是其他开关元件/电路。
图3是依照本揭露的一实施例而说明图2所示像素电路P[1,1]的信号时序示意图。图3所示横轴表示时间。在图3所示实施例中,第二电压线INI2可以是第二电源线VEE,而第一电压线INI1的初始化电压Vini低于第二电源线VEE的电压。第一电源线VDD的电压、第二电源线VEE的电压和/或第一电压线INI1的初始化电压Vini可以依照设计需求来决定。举例来说(但不限于此),第二电源线VEE的电压可以被设定为-2V、-3V或是其他电压,而初始化电压Vini可以是VEE减1V(或减去其它实数电压值)。
请参照图2与图3,第一开关T1的控制端受控于控制信号G1,第二开关T2的控制端受控于控制信号G2,而第三开关T3的控制端受控于控制信号G3。驱动电路110可以经由显示面板120的至少一条栅极线而将控制信号G1、控制信号G2与控制信号G3传送给像素电路P[1,1]。举例来说(但不限于此),驱动电路110可以分别经由栅极线GL1_1、栅极线GL1_2与栅极线GL1_3而将控制信号G1、控制信号G2与控制信号G3传送给像素电路P[1,1]。依照设计需求,在图3所示实施例中,控制信号G1与控制信号G2可以是同一个信号,也就是驱动电路110可以经由相同一条栅极线(栅极线GL1_1与栅极线GL1_2可以是相同一条栅极线)而将控制信号G1(即控制信号G2)传送给第一开关T1与第二开关T2。
驱动电路110可以在初始化(重置)期间P1传送参考电压Vo至数据线IN1。参考电压Vo可以依照设计需求来决定。举例来说(但不限于此),参考电压Vo可以是0.2V、1V或是其他固定电压。在初始化期间P1,第一开关T1与第二开关T2为导通(turn on),第三开关T3为截止(turn off)。因此,电容C1的电荷可以在初始化期间P1被清除/重置,并且晶体管T4的控制端电压Vg被下拉至初始化电压Vini,以及发光元件E1的第一端的电压被下拉至VEE。初始化电压Vini可以截止晶体管T4,因此发光元件E1在初始化期间P1不会发光。
初始化期间P1结束后,进入了补偿期间P2。在补偿期间P2,第一开关T1与第二开关T2为截止,第三开关T3为导通,而数据线IN1的电压是所述参考电压Vo。因为晶体管T4的控制端电压Vg被上拉至Vo,且晶体管T4的源极电压为VEE,因此晶体管T4被导通。导通的晶体管T4会将晶体管T4的源极电压从VEE上拉。当晶体管T4的源极电压被上拉至Vo-Vt时,晶体管T4会被截止。此时,电容C1的两端的电压差为临界电压Vt。因此,像素电路P[1,1]可以在补偿期间P2自我找出临界电压Vt因子,并将临界电压Vt因子保存于电容C1。在补偿期间P2,发光元件E1的两端的电压差被控制在小于发光元件E1的临界电压(一般而言,有机发光二极管的临界电压可以在3V至4V的范围内),因此发光元件E1在补偿期间P2不会发光。
在所述补偿期间P2结束后,进入了写数据期间P3。驱动电路110可以在写数据期间P3将像素电路P[1,1]的数据电压Vso传送至数据线IN1。在写数据期间P3,第一开关T1与第二开关T2为截止,第三开关T3为导通。因为第三开关T3为导通,像素电路P[1,1]的数据电压Vso可以被传送至晶体管T4的控制端。此时,晶体管T4的源极电压为Vo-Vt+δV,其中δV=(Vso-Vo)/f,f是相关于发光元件E1的寄生电容的特性参数。此时,驱动电流Id为K(Vgs-Vt)2=K[Vso–(Vo-Vt+δV)–Vt]2=K(Vso–Vo–δV)2,其中K为常数,Vgs为晶体管T4的栅源极电压。由所述驱动电流Id的方程式可以看出,临界电压Vt因子已经被消去。因此,图2所示像素电路P[1,1]可以自我补偿临界电压Vt因子。在写数据期间P3,晶体管T4所输出的经补偿驱动电流Id可以驱动发光元件E1,使得发光元件E1发出对应亮度的光。
在所述写数据期间P3结束后,进入了发光期间P4。驱动电路110可以在发光期间P4将参考电压Vo传送至数据线IN1。在发光期间P4中,第一开关T1、第二开关T2与第三开关T3均为截止。因为第一开关T1与第三开关T3均为截止,因此像素电路P[1,1]的数据电压Vso可以被保存于电容C1。在发光期间P4,电容C1可以维持晶体管T4的栅源极电压Vgs,使得晶体管T4可以保持经补偿的驱动电流Id。基于经补偿的驱动电流Id,发光元件E1可以持续发出对应亮度的光。
图4是依照本揭露的另一实施例而说明图2所示像素电路P[1,1]的信号时序示意图。图4所示横轴表示时间。在图4所示实施例中,第二电压线INI2可以是第二电源线VEE。驱动电路110可以将数据电压传送至数据线IN1。请参照图2与图4,第一开关T1的控制端受控于控制信号G1,第二开关T2的控制端受控于控制信号G2,而第三开关T3的控制端受控于控制信号G3。驱动电路110可以经由显示面板120的不同栅极线GL1_1、GL1_2与GL1_3而将控制信号G1、控制信号G2与控制信号G3传送给像素电路P[1,1]。
驱动电路110可以在初始化(重置)期间P1传送初始化电压Vini至第一电压线INI1。初始化电压Vini可以依照设计需求来决定。举例来说(但不限于此),初始化电压Vini可低于第二电源线VEE的电压。在初始化期间P1中,第一开关T1与第二开关T2为导通,第三开关T3为截止。因此,电容C1的电荷可以在初始化期间P1被清除/重置,并且晶体管T4的控制端电压Vg被下拉至初始化电压Vini,以及发光元件E1的第一端的电压被下拉至VEE。初始化电压Vini可以截止晶体管T4,因此发光元件E1在初始化期间P1不会发光。
初始化期间P1结束后,进入了补偿期间P2。驱动电路110可以在补偿期间P2传送参考电压Vo至第一电压线INI1。在补偿期间P2,第一开关T1为导通,第二开关T2与第三开关T3为截止。参考电压Vo可以依照设计需求来决定。举例来说(但不限于此),参考电压Vo可以是0.2V、1V或是高于初始化电压Vini的其他固定电压。此时,临界电压Vt因子被保存于电容C1。在补偿期间P2,发光元件E1的两端的电压差被控制在小于发光元件E1的临界电压,因此发光元件E1在补偿期间P2不会发光。
在所述补偿期间P2结束后,进入了写数据期间P3。驱动电路110可以在写数据期间P3将像素电路P[1,1]的数据电压Vso传送至数据线IN1。驱动电路110还可以在写数据期间P3传送初始化电压Vini至第一电压线INI1。在写数据期间P3,第一开关T1与第二开关T2为截止,第三开关T3为导通。在写数据期间P3驱动电流Id的方程式中的临界电压Vt因子可以被消去。因此,图2所示像素电路P[1,1]可以自我补偿临界电压Vt因子。在写数据期间P3,晶体管T4所输出的经补偿驱动电流Id可以驱动发光元件E1,使得发光元件E1发出对应亮度的光。
在所述写数据期间P3结束后,进入了发光期间P4。驱动电路110可以在写发光期间P4传送初始化电压Vini至第一电压线INI1。在发光期间P4中,第一开关T1、第二开关T2与第三开关T3为截止。在发光期间P4,像素电路P[1,1]的数据电压Vso可以被保存于电容C1。也即,电容C1可以维持晶体管T4的栅源极电压Vgs,使得晶体管T4可以保持经补偿的驱动电流Id。基于经补偿的驱动电流Id,发光元件E1可以持续发出对应亮度的光。
图5是依照本揭露的又一实施例而说明图2所示像素电路P[1,1]的信号时序示意图。图5所示横轴表示时间。在图5所示实施例中,第一电压线INI1与第二电压线INI2均为第二电源线VEE。请参照图2与图5,第一开关T1的控制端受控于控制信号G1,第二开关T2的控制端受控于控制信号G2,而第三开关T3的控制端受控于控制信号G3。驱动电路110可以经由显示面板120的至少一条栅极线而将控制信号G1、控制信号G2与控制信号G3传送给像素电路P[1,1]。在图5所示实施例中,控制信号G1与控制信号G2可以是同一个信号,也就是驱动电路110可以经由相同一条栅极线(栅极线GL1_1与栅极线GL1_2可以是相同一条栅极线)而将控制信号G1(即控制信号G2)传送给第一开关T1与第二开关T2。图5所示初始化(重置)期间P1、补偿期间P2、写数据期间P3与发光期间P4的操作说明可以参照图3的相关说明来类推,故不再赘述。
在不同的应用情境中,驱动电路110的相关功能可以利用硬件描述语言(hardwaredescription languages,例如Verilog HDL或VHDL)或其他合适的编程语言来实现为固件或硬件。可执行所述相关功能的编程语言可以被布置为任何已知的计算机可存取媒体(computer-accessible medias),例如磁带(magnetic tapes)、半导体(semiconductors)储存器、磁盘(magnetic disks)或光盘(compact disks,例如CD-ROM或DVD-ROM),或者可通过互联网(Internet)、有线通信(wired communication)、无线通信(wirelesscommunication)或其它通信介质传送所述编程语言。所述编程语言可以被存放在计算机的可存取媒体中,以便于由计算机的处理器来存取/执行所述编程语言的编程码(programming codes)。另外,本揭露的驱动电路110可以通过硬件和软件的组合来实现。
综上所述,本揭露诸实施例所提供的像素电路具有第一开关、第二开关、第三开关与晶体管,其中像素电路具备补偿临界电压的能力。相较于现有像素电路,依据一些实施例,本揭露诸实施例所提供的像素电路可以减少开关的数量。基于开关数量的减少,本揭露诸实施例所述显示面板有利于高解析度的发展。
虽然本揭露已以实施例揭示如上,然其并非用以限定本发明,任何所属技术领域中的技术人员,在不脱离本发明的精神和范围内,当可作些许的改动与润饰,故本发明的保护范围当视权利要求书所界定者为准。

Claims (10)

1.一种显示装置,其特征在于,所述显示装置包括一显示面板,所述显示面板包括多个像素电路,所述多个像素电路的至少一个包括:
第一开关,具有第一端耦接至所述显示面板的第一电压线;
第二开关,具有第一端耦接至所述显示面板的第二电压线;
第三开关,具有第一端耦接至所述显示面板的数据线;
晶体管,具有第一端耦接至所述显示面板的第一电源线;
发光元件,具有第一端与第二端分别耦接至所述晶体管的第二端与所述显示面板的第二电源线;以及
电容,具有第一端与第二端,其中所述电容的所述第一端耦接至所述第一开关的第二端、所述第三开关的第二端与所述晶体管的控制端,而所述电容的所述第二端耦接至所述第二开关的第二端与所述晶体管的所述第二端。
2.根据权利要求1所述的显示装置,其特征在于,所述第一开关、所述第二开关与所述第三开关各自为N型晶体管。
3.根据权利要求1所述的显示装置,其特征在于,所述发光元件为有机发光二极管。
4.根据权利要求1所述的显示装置,其特征在于,所述第一电压线的电压低于所述第二电压线的电压。
5.根据权利要求1所述的显示装置,其特征在于,所述第二电压线是所述第二电源线,且所述第一电压线的电压低于所述第二电源线的电压。
6.根据权利要求1所述的显示装置,其特征在于,所述第一电压线与所述第二电压线均为所述第二电源线。
7.根据权利要求1所述的显示装置,其特征在于,
在初始化期间,所述第一开关与所述第二开关为导通,所述第三开关为截止,且所述数据线的电压是一参考电压;
在所述初始化期间结束后的补偿期间,所述第一开关与所述第二开关为截止,所述第三开关为导通,且所述数据线的电压是所述参考电压;
在所述补偿期间结束后的写数据期间,所述第一开关与所述第二开关为截止,所述第三开关为导通,且所述数据线的电压是一数据电压;以及
在所述写数据期间结束后的发光期间,所述第一开关、所述第二开关与所述第三开关为截止,且所述数据线的电压是所述参考电压。
8.根据权利要求7所述的显示装置,其特征在于,所述第一电压线的电压为一初始化电压,且所述初始化电压低于所述第二电源线的电压。
9.根据权利要求1所述的显示装置,其特征在于,所述第二电压线是所述第二电源线,且所述数据线的电压是数据电压。
10.根据权利要求1所述的显示装置,其特征在于,
在初始化期间,所述第一开关与所述第二开关为导通,所述第三开关为截止,所述第一电压线的电压为一初始化电压,且所述初始化电压低于所述第二电源线的电压;
在所述初始化期间结束后的补偿期间,所述第一开关为导通,所述第二开关与所述第三开关为截止,所述第一电压线的电压为一参考电压,且所述参考电压高于所述初始化电压;
在所述补偿期间结束后的写数据期间,所述第一开关与所述第二开关为截止,所述第三开关为导通,且所述第一电压线的电压为所述初始化电压;以及
在所述写数据期间结束后的发光期间,所述第一开关、所述第二开关与所述第三开关为截止,且所述第一电压线的电压为所述初始化电压。
CN201710019692.8A 2017-01-11 2017-01-11 显示装置 Pending CN108305587A (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201710019692.8A CN108305587A (zh) 2017-01-11 2017-01-11 显示装置
US15/866,490 US10629119B2 (en) 2017-01-11 2018-01-10 Display apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710019692.8A CN108305587A (zh) 2017-01-11 2017-01-11 显示装置

Publications (1)

Publication Number Publication Date
CN108305587A true CN108305587A (zh) 2018-07-20

Family

ID=62783328

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710019692.8A Pending CN108305587A (zh) 2017-01-11 2017-01-11 显示装置

Country Status (2)

Country Link
US (1) US10629119B2 (zh)
CN (1) CN108305587A (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111063297A (zh) * 2020-02-22 2020-04-24 禹创半导体(广州)有限公司 一种微型micro LED显示装置
TWI731462B (zh) * 2019-11-05 2021-06-21 友達光電股份有限公司 畫素電路、畫素結構與相關的畫素矩陣
WO2021138965A1 (zh) * 2020-01-07 2021-07-15 深圳市华星光电半导体显示技术有限公司 像素电路、显示面板及像素电路基准电压的补偿方法

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107103877B (zh) * 2017-05-15 2019-06-14 京东方科技集团股份有限公司 像素电路及其驱动方法、显示装置
CN107393466B (zh) * 2017-08-14 2019-01-15 深圳市华星光电半导体显示技术有限公司 耗尽型tft的oled外部补偿电路

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050067970A1 (en) * 2003-09-26 2005-03-31 International Business Machines Corporation Active-matrix light emitting display and method for obtaining threshold voltage compensation for same
CN101083049A (zh) * 2006-05-29 2007-12-05 索尼株式会社 图像显示装置
JP2008233651A (ja) * 2007-03-22 2008-10-02 Sony Corp 表示装置及びその駆動方法と電子機器

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101498094B1 (ko) * 2008-09-29 2015-03-05 삼성디스플레이 주식회사 표시 장치 및 그 구동 방법
CN104715726A (zh) * 2015-04-07 2015-06-17 合肥鑫晟光电科技有限公司 像素驱动电路、像素驱动方法和显示装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050067970A1 (en) * 2003-09-26 2005-03-31 International Business Machines Corporation Active-matrix light emitting display and method for obtaining threshold voltage compensation for same
CN101083049A (zh) * 2006-05-29 2007-12-05 索尼株式会社 图像显示装置
JP2008233651A (ja) * 2007-03-22 2008-10-02 Sony Corp 表示装置及びその駆動方法と電子機器

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI731462B (zh) * 2019-11-05 2021-06-21 友達光電股份有限公司 畫素電路、畫素結構與相關的畫素矩陣
US11120736B2 (en) 2019-11-05 2021-09-14 Au Optronics Corporation Pixel circuit, pixel structure, and related pixel array
WO2021138965A1 (zh) * 2020-01-07 2021-07-15 深圳市华星光电半导体显示技术有限公司 像素电路、显示面板及像素电路基准电压的补偿方法
CN111063297A (zh) * 2020-02-22 2020-04-24 禹创半导体(广州)有限公司 一种微型micro LED显示装置

Also Published As

Publication number Publication date
US20180197469A1 (en) 2018-07-12
US10629119B2 (en) 2020-04-21

Similar Documents

Publication Publication Date Title
US10360848B2 (en) Pixel compensating circuit
US11361712B2 (en) Pixel circuit, driving method thereof, and display device
CN108305587A (zh) 显示装置
US10319302B2 (en) Pixel circuit, driving method thereof and display device
US11450273B2 (en) Driving circuit of active-matrix organic light-emitting diode with hybrid transistors
EP3667655A1 (en) Pixel unit circuit, pixel circuit, driving method, and display device
US10403201B2 (en) Pixel driving circuit, pixel driving method, display panel and display device
US9437136B2 (en) Light-emitting display apparatus and driving method thereof
WO2019201171A1 (zh) 像素电路、显示面板和显示装置及其驱动方法
CN102956191B (zh) 有机发光二极管补偿电路
WO2020192278A1 (zh) 像素电路及其驱动方法、显示基板、显示装置
US11195467B2 (en) Pixel driving circuit and display device
WO2016050021A1 (zh) 一种像素驱动电路及其驱动方法、像素单元、显示装置
US9679514B2 (en) OLED inverting circuit and display panel
US20190279573A1 (en) Pixel circuits and driving methods thereof, display devices
WO2019024887A1 (zh) 像素单元电路、驱动方法、像素电路和显示装置
US10902776B2 (en) Pixel circuit, driving method thereof and display device thereof
TWI571854B (zh) 發光二極體裝置控制方法
TWI470604B (zh) 反向器電路及顯示器
WO2023011333A1 (zh) 像素驱动电路及其驱动方法、显示面板
CN111063294B (zh) 一种像素驱动电路及显示面板
US10726788B2 (en) Pixel circuit, pixel driving method and organic light-emitting diode display device
CN110189698A (zh) 像素电路及其驱动方法、显示装置
US20230075599A1 (en) Display panel and display device having emission control driver
US10777124B1 (en) Light-emitting device driving circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20180720