CN108141346A - 经多通道n阶乘编码和其他多导线通信系统 - Google Patents

经多通道n阶乘编码和其他多导线通信系统 Download PDF

Info

Publication number
CN108141346A
CN108141346A CN201680058575.6A CN201680058575A CN108141346A CN 108141346 A CN108141346 A CN 108141346A CN 201680058575 A CN201680058575 A CN 201680058575A CN 108141346 A CN108141346 A CN 108141346A
Authority
CN
China
Prior art keywords
symbols
sequence
clock signal
clock
symbol
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201680058575.6A
Other languages
English (en)
Chinese (zh)
Inventor
S·森戈库
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US14/875,592 external-priority patent/US9735948B2/en
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN108141346A publication Critical patent/CN108141346A/zh
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
CN201680058575.6A 2015-10-05 2016-09-09 经多通道n阶乘编码和其他多导线通信系统 Pending CN108141346A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/875,592 US9735948B2 (en) 2013-10-03 2015-10-05 Multi-lane N-factorial (N!) and other multi-wire communication systems
US14/875,592 2015-10-05
PCT/US2016/051131 WO2017062132A1 (en) 2015-10-05 2016-09-09 Multi-lane n-factorial encoded and other multi-wire communication systems

Publications (1)

Publication Number Publication Date
CN108141346A true CN108141346A (zh) 2018-06-08

Family

ID=56997556

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201680058575.6A Pending CN108141346A (zh) 2015-10-05 2016-09-09 经多通道n阶乘编码和其他多导线通信系统

Country Status (8)

Country Link
EP (1) EP3360278A1 (https=)
JP (1) JP2018534847A (https=)
KR (1) KR102520096B1 (https=)
CN (1) CN108141346A (https=)
AU (1) AU2016335548A1 (https=)
BR (1) BR112018006874A2 (https=)
TW (1) TW201714443A (https=)
WO (1) WO2017062132A1 (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11437998B2 (en) 2020-04-30 2022-09-06 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit including back side conductive lines for clock signals
TWI778603B (zh) * 2020-04-30 2022-09-21 台灣積體電路製造股份有限公司 積體電路及其製造方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130127645A1 (en) * 2011-11-21 2013-05-23 Panasonic Corporation Serial transmission system including transmitter apparatus and receiver apparatus, for use in transmission of av data
US20140254732A1 (en) * 2013-03-07 2014-09-11 Qualcomm Incorporated Transcoding method for multi-wire signaling that embeds clock information in transition of signal state
WO2015050736A1 (en) * 2013-10-03 2015-04-09 Qualcomm Incorporated Method to enhance mipi d-phy link rate with minimal phy changes and no protocol changes
CN104756543A (zh) * 2012-10-26 2015-07-01 株式会社日立国际电气 多信道无线通信系统、基站、信道利用方法
US20150220472A1 (en) * 2014-02-05 2015-08-06 Qualcomm Incorporated Increasing throughput on multi-wire and multi-lane interfaces

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05227173A (ja) * 1992-02-10 1993-09-03 Oki Electric Ind Co Ltd 多重処理方式
US9711041B2 (en) * 2012-03-16 2017-07-18 Qualcomm Incorporated N-phase polarity data transfer
US9030976B2 (en) * 2008-03-27 2015-05-12 Silicon Image, Inc. Bi-directional digital interface for video and audio (DIVA)
US8996740B2 (en) * 2012-06-29 2015-03-31 Qualcomm Incorporated N-phase polarity output pin mode multiplexer
US9552325B2 (en) 2013-06-12 2017-01-24 Qualcomm Incorporated Camera control interface extension bus
JP6219538B2 (ja) 2014-03-06 2017-10-25 クアルコム，インコーポレイテッド 複数のワイヤデータ信号のためのクロック復元回路

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130127645A1 (en) * 2011-11-21 2013-05-23 Panasonic Corporation Serial transmission system including transmitter apparatus and receiver apparatus, for use in transmission of av data
CN104756543A (zh) * 2012-10-26 2015-07-01 株式会社日立国际电气 多信道无线通信系统、基站、信道利用方法
US20140254732A1 (en) * 2013-03-07 2014-09-11 Qualcomm Incorporated Transcoding method for multi-wire signaling that embeds clock information in transition of signal state
WO2015050736A1 (en) * 2013-10-03 2015-04-09 Qualcomm Incorporated Method to enhance mipi d-phy link rate with minimal phy changes and no protocol changes
US20150220472A1 (en) * 2014-02-05 2015-08-06 Qualcomm Incorporated Increasing throughput on multi-wire and multi-lane interfaces

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11437998B2 (en) 2020-04-30 2022-09-06 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit including back side conductive lines for clock signals
TWI778603B (zh) * 2020-04-30 2022-09-21 台灣積體電路製造股份有限公司 積體電路及其製造方法
US11909396B2 (en) 2020-04-30 2024-02-20 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit including back side conductive lines for clock signals

Also Published As

Publication number Publication date
EP3360278A1 (en) 2018-08-15
BR112018006874A2 (pt) 2018-10-16
KR20180066065A (ko) 2018-06-18
WO2017062132A1 (en) 2017-04-13
JP2018534847A (ja) 2018-11-22
TW201714443A (zh) 2017-04-16
AU2016335548A1 (en) 2018-04-12
KR102520096B1 (ko) 2023-04-07

Similar Documents

Publication Publication Date Title
US9735948B2 (en) Multi-lane N-factorial (N!) and other multi-wire communication systems
US9673961B2 (en) Multi-lane N-factorial (N!) and other multi-wire communication systems
US9998300B2 (en) N-phase phase and polarity encoded serial interface
CN105210047B (zh) 具有基于数据码元转变的时钟的多导线单端推送-拉取链路
US9313058B2 (en) Compact and fast N-factorial single data rate clock and data recovery circuits
US9178690B2 (en) N factorial dual data rate clock and data recovery
US20150220472A1 (en) Increasing throughput on multi-wire and multi-lane interfaces
EP3114792B1 (en) Clock recovery circuit for multiple wire data signals
CN106105043B (zh) 用于使用具有n阶乘或cci扩展的纠错码的方法
KR102520096B1 (ko) 인코딩된 멀티-레인 n-팩토리얼 및 다른 멀티-와이어 통신 시스템들
US20160149693A1 (en) Symbol transition clocking clock and data recovery to suppress excess clock caused by symbol glitch during stable symbol period

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
AD01 Patent right deemed abandoned
AD01 Patent right deemed abandoned

Effective date of abandoning: 20210723