CN107706231B - 一种高稳定性氧化物半导体薄膜晶体管及其制备方法 - Google Patents

一种高稳定性氧化物半导体薄膜晶体管及其制备方法 Download PDF

Info

Publication number
CN107706231B
CN107706231B CN201710988060.2A CN201710988060A CN107706231B CN 107706231 B CN107706231 B CN 107706231B CN 201710988060 A CN201710988060 A CN 201710988060A CN 107706231 B CN107706231 B CN 107706231B
Authority
CN
China
Prior art keywords
thin film
silicon
boron
substrate
semiconductor thin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710988060.2A
Other languages
English (en)
Other versions
CN107706231A (zh
Inventor
张新安
刘献省
郑海务
李爽
张朋林
张伟风
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Henan University
Original Assignee
Henan University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Henan University filed Critical Henan University
Priority to CN201710988060.2A priority Critical patent/CN107706231B/zh
Publication of CN107706231A publication Critical patent/CN107706231A/zh
Application granted granted Critical
Publication of CN107706231B publication Critical patent/CN107706231B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/22Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIBVI compounds
    • H01L29/227Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIBVI compounds further characterised by the doping material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/517Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)

Abstract

一种高稳定性氧化物半导体薄膜晶体管,包括衬底、栅电极、绝缘层、有源层和源漏电极,所述绝缘层为掺杂硼或硅的绝缘膜,所述有源层为掺杂硼或硅的半导体薄膜,一种高稳定性氧化物半导体薄膜晶体管的制备方法,包括选择重掺杂硅衬底或ITO导电玻璃为衬底,同时作为栅电极;采用磁控溅射法在衬底上制备绝缘层,所述绝缘层为掺杂硼或硅的绝缘膜;采用磁控溅射在绝缘层上制备有源层,所述有源层为掺杂硼或硅的半导体薄膜;采用热蒸发镀膜法在有源层上制备金属Al薄膜作为源漏电极。本发明采用掺杂易与氧空位结合的硼(B)或硅(Si),减少绝缘层和有源层界面处的氧空位,提高薄膜晶体管的稳定性,从而提高器件的稳定性和可靠性。

Description

一种高稳定性氧化物半导体薄膜晶体管及其制备方法
技术领域
本发明涉及半导体器件技术领域,具体涉及一种高稳定性氧化物半导体薄膜晶体管及其制备方法。
背景技术
薄膜晶体管是有源矩阵液晶显示(AMLCD)和有机发光二极管显示(AMOLED)的核心部件,其对显示器件的工作性能起到至关重要的作用。随着新材料不断出现、工艺不断地改进、结构的不断创新,许多具有高迁移率高和高电流开关比的薄膜晶体管有望被应用于新型有源显示阵列基板中。在有源阵列显示器件工作时,选择管和驱动管会受到长时间的电学偏压作用,这种偏压作用会因具体工作环境的差异而有所不同,因而薄膜晶体管是否能在偏压过程中保持稳定的电学性能将决定背板驱动的效果和使用寿命。此外,薄膜晶体管有源层材料受到热和光的作用,材料内将会产生一定量的光生载流子,从而影响了器件的电学参数。所以,薄膜晶体管在实际工作环境中的稳定性,将决定金属氧化物薄膜晶体管是否能应用于平板显示器件,更是产业化发展的关键问题。
近年来,以氧化物半导体薄膜为有源层的薄膜晶体管的研究引起了广泛的关注,相对于目前的非晶硅和低温多晶硅薄膜晶体管技术,它具有迁移率高,制备温度低,可见光波段透过率高和制作工艺简单等优势,适合高分辨率显示器件的需求。但是,氧化物薄膜晶体管在长时间工作后会出现阈值电压的漂移,严重影响了以薄膜晶体管为器件的电路的可靠性和稳定性,而造成薄膜晶体管阈值电压漂移的重要原因之一就是氧化物有源层与绝缘层界面处的氧空位缺陷,氧空位会俘获沟道中的载流子,造成薄膜晶体管阈值电压的漂移。
发明内容
本发明的目的是提供一种高稳定性氧化物半导体薄膜晶体管及其制备方法,采用掺杂易与氧空位结合的硼(B)或硅(Si)元素,减少绝缘层和有源层界面处的氧空位,提高薄膜晶体管的稳定性,从而提高器件的稳定性和可靠性。
为实现上述目的,本发明采用的技术方案是:
一种高稳定性氧化物半导体薄膜晶体管,包括衬底、栅电极、绝缘层、有源层和源漏电极,所述绝缘层为掺杂硼或硅的绝缘膜,所述有源层为掺杂硼或硅的半导体薄膜。
进一步地,所述绝缘膜为Al2O3,Y2O3,Ta2O5或ZrO2绝缘膜中的一种,所述绝缘膜中硼离子或硅离子与金属离子的摩尔比为5~15:100,所述绝缘膜厚度为50~200纳米。
进一步地,所述半导体薄膜为In2O3,ZnO,SnO2,IZO或IGZO半导体薄膜中的一种,所述半导体薄膜中硼离子或硅离子与所有金属离子总量的摩尔比为3~8:100,所述半导体薄膜厚度为10~50纳米。
一种高稳定性氧化物半导体薄膜晶体管的制备方法,包括以下步骤:
步骤1:选择重掺杂硅衬底或ITO导电玻璃为衬底,重掺杂硅衬底或ITO导电玻璃同时作为栅电极;
步骤2:采用磁控溅射法在衬底上制备绝缘层,所述绝缘层为掺杂硼或硅的绝缘膜;
步骤3:采用磁控溅射在绝缘层上制备有源层,所述有源层为掺杂硼或硅的半导体薄膜;
步骤4:采用热蒸发镀膜法在有源层上制备金属Al薄膜作为源漏电极。
进一步地,步骤2中所述磁控溅射法中,溅射功率为100~200W,溅射气压为1~10Pa,通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为1~2:5,再在退火炉中进行退火,退火温度为300~500℃,退火时间为60~120 min。
进一步地,步骤3中所述磁控溅射法中,溅射功率为80~120W,溅射气压为1~10Pa;通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为1~3:10,制备温度为室温;在溅射过程中,采用金属掩膜法可以将有源层分割为相互独立的方形图形,避免器件之间的相互串联影响。
进一步地,所述源漏电极电极厚度为40~80 nm,沟道长度为50~100μm,沟道宽度为500~1000μm。
本发明的有益效果为:
本发明提供的一种高稳定性氧化物半导体薄膜晶体管及其制备方法,采用硼(或硅)对绝缘层和有源层进行了掺杂改性,降低了薄膜和界面处的氧空位浓度,提高薄膜晶体管的电学稳定性,从而提高器件的稳定性和可靠性。本发明的薄膜晶体管稳定性好,可重复性高,制备条件易控制、工艺简单、电学性质优异、成本低廉、易于大面积批量生产,在新型有源平板显示器件中有广阔的应用前景。
附图说明
图1是本发明一种高稳定性氧化物半导体薄膜晶体管及其制备方法的实施例1的偏压稳定性。
图2是本发明一种高稳定性氧化物半导体薄膜晶体管及其制备方法的实施例2的偏压稳定性。
具体实施方式
下面结合附图和具体实施方式对本发明作进一步说明:
实施例1
一种高稳定性氧化物半导体薄膜晶体管的制备方法,包括以下步骤:
步骤1:选择n型重掺杂硅衬底为衬底,同时作为栅电极;使用前,衬底需经过清洗,清洗过程为:将衬底用氢氟酸浸泡以去除表面氧化层,再放入超声波中依次用丙酮、无水乙醇和去离子水分别清洗15min,以去除衬底上的污染物,然后用氮气吹干;
步骤2:采用磁控溅射法在衬底上制备绝缘层,所述绝缘层为掺杂硼的Al2O3绝缘膜;所述Al2O3绝缘膜中硼离子与铝离子的摩尔比为10:100,所述Al2O3绝缘膜厚度为150纳米,所述磁控溅射法中,溅射功率为120W,溅射气压为2Pa,通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为1:5,再在退火炉中进行退火,退火温度为450℃,退火时间为60min;
步骤3:采用磁控溅射在绝缘层上制备有源层,所述有源层为掺杂硼的In2O3半导体薄膜;所述In2O3半导体薄膜中硼离子与铟离子的摩尔比为6:100,所述In2O3半导体薄膜厚度为15纳米。所述磁控溅射法中,溅射功率为100W,溅射气压为2Pa;通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为1:10,制备温度为室温;在溅射过程中,采用金属掩膜法可以将有源层分割为相互独立的方形图形,避免器件之间的相互串联影响;
步骤4:采用热蒸发镀膜法在有源层上制备金属Al薄膜作为源漏电极;所述源漏电极电极厚度为50nm,沟道长度为100μm,沟道宽度为1000μm。
用半导体特性测试仪对未进行硼掺杂的薄膜晶体管和实施例1中的硼掺杂的薄膜晶体管分别进行了测试,如图1所示,在栅极偏压设置为3V,并持续500秒后,实施例1中的硼掺杂的薄膜晶体管阈值电压漂移仅为0.12V,未进行硼掺杂的薄膜晶体管的阈值电压漂移为0.43V,由此可见实施例1中硼掺杂的薄膜晶体管具有更好的电学稳定性。
实施例2
一种高稳定性氧化物半导体薄膜晶体管的制备方法,包括以下步骤:
步骤1:选择ITO导电玻璃为衬底,同时作为栅电极;使用前,衬底需经过清洗,清洗过程为:将衬底放入超声波中依次用丙酮、无水乙醇和去离子水分别清洗15min,以去除衬底上的污染物,然后用氮气吹干;
步骤2:采用磁控溅射法在衬底上制备绝缘层,所述绝缘层为掺杂硅的Al2O3绝缘膜;所述Al2O3绝缘膜中硅离子与铝离子的摩尔比为10:100 ,所述Al2O3绝缘膜厚度为150纳米,所述磁控溅射法中,溅射功率为120W,溅射气压为2Pa,通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为1:5,再在退火炉中进行退火,退火温度为450℃,退火时间为60min;
步骤3:采用磁控溅射在绝缘层上制备有源层,所述有源层为掺杂硅的SnO2半导体薄膜;所述SnO2半导体薄膜中硅离子与锡离子的摩尔比为6:100 ,所述SnO2半导体薄膜厚度为15纳米。所述磁控溅射法中,溅射功率为100W,溅射气压为2Pa;通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为1:10,制备温度为室温;在溅射过程中,采用金属掩膜法可以将有源层分割为相互独立的方形图形,避免器件之间的相互串联影响;
步骤4:采用热蒸发镀膜法在有源层上制备金属Al薄膜作为源漏电极;所述源漏电极电极厚度为60nm,沟道长度为50μm,沟道宽度为1000μm。
用半导体特性测试仪对未进行硅掺杂的薄膜晶体管和实施例2中的硅掺杂的薄膜晶体管分别进行了测试,如图2所示,在栅极偏压设置为3V,并持续500秒后,实施例2中的硅掺杂的薄膜晶体管阈值电压漂移仅为0.09V,未进行硅掺杂的薄膜晶体管的阈值电压漂移为0.38V,由此可见实施例2中硅掺杂的薄膜晶体管具有更好的电学稳定性。
实施例3
一种高稳定性氧化物半导体薄膜晶体管的制备方法,包括以下步骤:
步骤1:选择重掺杂硅衬底为衬底,同时作为栅电极;使用前,衬底需经过清洗,清洗过程为:将衬底用氢氟酸浸泡以去除表面氧化层,再放入超声波中依次用丙酮、无水乙醇和去离子水分别清洗15min,以去除衬底上的污染物,然后用氮气吹干;
步骤2:采用磁控溅射法在衬底上制备绝缘层,所述绝缘层为掺杂硼的Y2O3绝缘膜;所述Y2O3绝缘膜中硼离子与钇离子的摩尔比为5:100,所述Y2O3绝缘膜厚度为50纳米,所述磁控溅射法中,溅射功率为100W,溅射气压为10Pa,通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为2:5,再在退火炉中进行退火,退火温度为300℃,退火时间为80min;
步骤3:采用磁控溅射在绝缘层上制备有源层,所述有源层为掺杂硼的ZnO,半导体薄膜;所述ZnO半导体薄膜中硼离子与锌离子的摩尔比为3:100,所述ZnO半导体薄膜厚度为10纳米;所述磁控溅射法中,溅射功率为80W,溅射气压为1Pa;通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为3:10,制备温度为室温;
步骤4:采用热蒸发镀膜法在有源层上制备金属Al薄膜作为源漏电极;所述源漏电极电极厚度为40nm,沟道长度为70μm,沟道宽度为500μm。
实施例4
一种高稳定性氧化物半导体薄膜晶体管的制备方法,包括以下步骤:
步骤1:选择ITO导电玻璃为衬底,同时作为栅电极;使用前,衬底需经过清洗,清洗过程为:将衬底放入超声波中依次用丙酮、无水乙醇和去离子水分别清洗15min,以去除衬底上的污染物,然后用氮气吹干;
步骤2:采用磁控溅射法在衬底上制备绝缘层,所述绝缘层为掺杂硅的Ta2O5绝缘膜;所述Ta2O5绝缘膜中硅离子与钽离子的摩尔比为15:100,所述Ta2O5绝缘膜厚度为200纳米,所述磁控溅射法中,溅射功率为200W,溅射气压为1Pa,通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为1:5,再在退火炉中进行退火,退火温度为500℃,退火时间为120min;
步骤3:采用磁控溅射在绝缘层上制备有源层,所述有源层为掺杂硅的IZO半导体薄膜;所述IZO半导体薄膜中硅离子与铟锌离子总量的摩尔比为8:100,所述IZO半导体薄膜厚度为50纳米;所述磁控溅射法中,溅射功率为120W,溅射气压为10Pa;通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为2:10,制备温度为室温;
步骤4:采用热蒸发镀膜法在有源层上制备金属Al薄膜作为源漏电极;所述源漏电极电极厚度为80 nm,沟道长度为80μm,沟道宽度为700μm。
实施例5
一种高稳定性氧化物半导体薄膜晶体管的制备方法,包括以下步骤:
步骤1:选择ITO导电玻璃为衬底,同时作为栅电极;使用前,衬底需经过清洗,清洗过程为:将衬底放入超声波中依次用丙酮、无水乙醇和去离子水分别清洗15min,以去除衬底上的污染物,然后用氮气吹干;
步骤2:采用磁控溅射法在衬底上制备绝缘层,所述绝缘层为掺杂硼的ZrO2绝缘膜;所述ZrO2绝缘膜中硼离子与锆离子的摩尔比为8:100,所述ZrO2绝缘膜厚度为100纳米,所述磁控溅射法中,溅射功率为150W,溅射气压为5Pa,通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为2:5,再在退火炉中进行退火,退火温度为400℃,退火时间为100min;
步骤3:采用磁控溅射在绝缘层上制备有源层,所述有源层为掺杂硼的IGZO半导体薄膜;所述IGZO半导体薄膜中硼离子与铟镓锌离子总量的摩尔比为5:100,所述IGZO半导体薄膜厚度为30纳米;所述磁控溅射法中,溅射功率为90W,溅射气压为5Pa;通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为3:10,制备温度为室温;
步骤4:采用热蒸发镀膜法在有源层上制备金属Al薄膜作为源漏电极;所述源漏电极电极厚度为70nm,沟道长度为90μm,沟道宽度为800μm。
以上所述之实施例,只是本发明的较佳实施例而已,并非限制本发明实施范围,故凡依本发明专利范围所述技术方案所做的等效变化或修饰,均应包括于本发明申请专利范围内。

Claims (6)

1.一种高稳定性氧化物半导体薄膜晶体管,包括衬底、栅电极、绝缘层、有源层和源漏电极,其特征在于,所述绝缘层为掺杂硼或硅的绝缘膜,所述有源层为掺杂硼或硅的半导体薄膜;
所述绝缘膜为Al2O3,Y2O3,Ta2O5或ZrO2绝缘膜中的一种,所述绝缘膜中硼离子或硅离子与金属离子的摩尔比为5~15:100,所述绝缘膜厚度为50~200纳米。
2.根据权利要求1所述的一种高稳定性氧化物半导体薄膜晶体管,其特征在于,所述半导体薄膜为In2O3,ZnO,SnO2,IZO或IGZO半导体薄膜中的一种,所述半导体薄膜中硼离子或硅离子与所有金属离子总量的摩尔比为3~8:100,所述半导体薄膜厚度为10~50纳米。
3.根据权利要求1~2任一项所述的一种高稳定性氧化物半导体薄膜晶体管的制备方法,其特征在于,包括以下步骤:
步骤1:选择重掺杂硅衬底或ITO导电玻璃为衬底,重掺杂硅衬底或ITO导电玻璃同时作为栅电极;
步骤2:采用磁控溅射法在衬底上制备绝缘层,所述绝缘层为掺杂硼或硅的绝缘膜;
步骤3:采用磁控溅射在绝缘层上制备有源层,所述有源层为掺杂硼或硅的半导体薄膜;
步骤4:采用热蒸发镀膜法在有源层上制备金属Al薄膜作为源漏电极。
4.根据权利要求3所述的一种高稳定性氧化物半导体薄膜晶体管的制备方法,其特征在于,步骤2中所述磁控溅射法中,溅射功率为100~200W,溅射气压为1~10Pa,通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为1~2:5,再在退火炉中进行退火,退火温度为300~500℃,退火时间为60~120 min。
5.根据权利要求3所述的一种高稳定性氧化物半导体薄膜晶体管的制备方法,其特征在于,步骤3中所述磁控溅射法中,溅射功率为80~120W,溅射气压为1~10Pa;通入气体为氧气与氩气的混合气体,氧气与氩气的流量比为1~3:10,制备温度为室温。
6.根据权利要求3所述的一种高稳定性氧化物半导体薄膜晶体管的制备方法,其特征在于,所述源漏电极电极厚度为40~80 nm,沟道长度为50~100μm,沟道宽度为500~1000μm。
CN201710988060.2A 2017-10-21 2017-10-21 一种高稳定性氧化物半导体薄膜晶体管及其制备方法 Active CN107706231B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710988060.2A CN107706231B (zh) 2017-10-21 2017-10-21 一种高稳定性氧化物半导体薄膜晶体管及其制备方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710988060.2A CN107706231B (zh) 2017-10-21 2017-10-21 一种高稳定性氧化物半导体薄膜晶体管及其制备方法

Publications (2)

Publication Number Publication Date
CN107706231A CN107706231A (zh) 2018-02-16
CN107706231B true CN107706231B (zh) 2020-04-03

Family

ID=61182580

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710988060.2A Active CN107706231B (zh) 2017-10-21 2017-10-21 一种高稳定性氧化物半导体薄膜晶体管及其制备方法

Country Status (1)

Country Link
CN (1) CN107706231B (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113517351A (zh) * 2021-06-23 2021-10-19 西交利物浦大学 掺杂离子的薄膜晶体管及其制备方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6690034B2 (en) * 2000-07-31 2004-02-10 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
JP2007294491A (ja) * 2006-04-20 2007-11-08 Mitsubishi Electric Corp 薄膜トランジスタ、及びその製造方法、並びに、アクティブマトリクス型表示装置及びその製造方法
CN108140657A (zh) * 2015-09-30 2018-06-08 株式会社半导体能源研究所 半导体装置及电子设备

Also Published As

Publication number Publication date
CN107706231A (zh) 2018-02-16

Similar Documents

Publication Publication Date Title
Kim et al. Chemical stability and electrical performance of dual-active-layered zinc–tin–oxide/indium–gallium–zinc–oxide thin-film transistors using a solution process
CN100530607C (zh) 一种ZnO基透明薄膜晶体管阵列的制备方法
CN102623459B (zh) 一种薄膜晶体管存储器及其制备方法
TWI405335B (zh) 半導體結構及其製造方法
CN103489827B (zh) 一种薄膜晶体管驱动背板及其制作方法、显示面板
CN106531782A (zh) 一种金属氧化物薄膜晶体管及其制备方法
CN104681622A (zh) 一种非晶氧化锌基薄膜晶体管及其制备方法
CN103474355A (zh) 一种薄膜晶体管的制造方法
WO2016033836A1 (zh) 氧化物半导体tft基板的制作方法及结构
CN101060139A (zh) 非晶氧化锌薄膜晶体管及其制造方法
CN103022077B (zh) 一种含氧化物薄膜晶体管的oled装置
WO2015188476A1 (zh) 薄膜晶体管及其制作方法、oled背板和显示装置
CN107104151A (zh) 一种双栅电极金属氧化物薄膜晶体管及其制备方法
CN107221563A (zh) 一种底栅自对准结构金属氧化物薄膜晶体管及其制备方法
CN107706231B (zh) 一种高稳定性氧化物半导体薄膜晶体管及其制备方法
CN109767989A (zh) 柔性衬底的薄膜晶体管及其制备方法
US20220059661A1 (en) Oxide semiconductor material, thin film transistor and preparation method therefor, and display panel
CN111969067A (zh) 一种氧化铟薄膜晶体管及其制备方法
CN106601621A (zh) 薄膜晶体管的制备方法及具有导电孤岛的薄膜晶体管
CN109887991A (zh) 一种叠层硅掺杂氧化锡薄膜晶体管及其制备方法
CN107731930A (zh) 一种氧化锡基半导体薄膜晶体管及其制备方法
Xiao et al. Back-channel-etched thin-film transistors with tunable acid-resistant Zr-doped indium oxide active layer
WO2017107238A1 (zh) 阵列基板及其制造方法、液晶显示面板
CN107452810B (zh) 一种金属氧化物薄膜晶体管及其制备方法
EP3405980B1 (en) Oxide semiconductor material, thin-film transistor, and fabrication method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant