CN107611152B - Packaging method of back-illuminated CMOS sensor - Google Patents
Packaging method of back-illuminated CMOS sensor Download PDFInfo
- Publication number
- CN107611152B CN107611152B CN201710792005.6A CN201710792005A CN107611152B CN 107611152 B CN107611152 B CN 107611152B CN 201710792005 A CN201710792005 A CN 201710792005A CN 107611152 B CN107611152 B CN 107611152B
- Authority
- CN
- China
- Prior art keywords
- cmos sensor
- packaging
- illuminated cmos
- layer
- logic chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention provides a packaging method of a back-illuminated CMOS sensor, which comprises the following steps: rewiring layers; a backside illuminated CMOS sensor structure fixedly connected to the second side of the rewiring layer; a logic chip disposed on a first surface of the rewiring layer; the packaging material is coated on the logic chip; a through hole formed in the encapsulation material; and the metal lead structure is manufactured in the through hole so as to realize the electrical leading-out of the rewiring layer, the back-illuminated CMOS sensor structure and the logic chip. The back-illuminated CMOS sensor, the logic chip and the metal lead structure are electrically connected by adopting a rewiring layer method, and the back-illuminated CMOS sensor has the advantages of small packaging volume and high sensing performance and device reliability; the electrical leading-out of the rewiring layer can be realized only by manufacturing the metal columns in the packaging material in advance, and processes such as silicon perforation and the like are not needed, so that the process cost can be greatly saved.
Description
Technical Field
The invention belongs to the field of semiconductor packaging, and particularly relates to a packaging method of a backside-illuminated CMOS sensor.
Background
With the increasing functionality, performance and integration level of integrated circuits, and the emergence of new types of integrated circuits, packaging technology plays an increasingly important role in integrated circuit products, and accounts for an increasing proportion of the value of the entire electronic system. Meanwhile, as the feature size of the integrated circuit reaches the nanometer level, the transistor is developed to a higher density and a higher clock frequency, and the package is also developed to a higher density.
Because the fan-out wafer level package (fowlp) technology has the advantages of miniaturization, low cost, high integration, better performance, and higher energy efficiency, the fan-out wafer level package (fowlp) technology has become an important packaging method for high-demand electronic devices such as mobile/wireless networks, and is one of the most promising packaging technologies currently.
The existing image sensor chip package generally has the defects of thicker thickness, higher cost of a through silicon via process, easy breakage of metal connecting wires, lower overall yield and the like.
In addition, an image sensor chip, such as a back-illuminated CMOS image sensor chip, generally needs to be integrated with a logic chip for use, and in the conventional manufacturing method, the separately packaged image sensor chip is electrically connected to the logic chip through a SUB substrate or the like, and electrical leading-out of a device needs to be realized through a through-silicon-via process. The packaging method leads to larger volume of the device, more complex assembly process and higher cost of the through silicon via process, thus leading to higher cost of the final product.
Based on the above, it is necessary to provide a package structure and a package method that can effectively integrate a backside illuminated CMOS sensor and a logic chip, effectively reduce the volume of the package structure and the stability of the device, and effectively reduce the cost.
Disclosure of Invention
In view of the above-mentioned shortcomings of the prior art, an object of the present invention is to provide a method for packaging a backside illuminated CMOS sensor, which is used to solve the problems of the prior art that the package size of the image sensor chip and the logic chip is large, the device stability is low, and the product yield is low.
To achieve the above and other related objects, the present invention provides a method for packaging a backside-illuminated CMOS sensor, the method comprising: 1) providing a supporting substrate, and forming a separation layer on the surface of the supporting substrate; 2) forming a metal lead structure on the separation layer; 3) providing a logic chip, and adhering the logic chip on the separation layer, wherein one side of the logic chip with the electric leading-out structure faces the separation layer; 4) packaging the logic chip by adopting a packaging material; 5) separating the encapsulation material from the support substrate based on the separation layer; 6) manufacturing a rewiring layer on the packaging material and the logic chip to realize the electrical connection between the logic chip and the metal lead structure; and 7) providing a back-illuminated CMOS sensor structure, and fixing the back-illuminated CMOS sensor structure on the rewiring layer to realize the electrical connection among the back-illuminated CMOS sensor structure, the logic chip and the metal lead structure; the manufacturing method further comprises the step of exposing the metal lead structure to the packaging material.
Preferably, the support substrate comprises one of a glass substrate, a metal substrate, a semiconductor substrate, a polymer substrate, and a ceramic substrate; the separation layer comprises one of an adhesive tape and a polymer layer, wherein the polymer layer is firstly coated on the surface of the support substrate by adopting a spin coating process and then is cured and molded by adopting an ultraviolet curing or thermosetting process.
Preferably, the height of the metal lead structure is greater than the thickness of the logic chip.
Preferably, step 7) comprises: 7-1) providing a wafer with an image sensor on the front surface, adhering the front surface of the wafer to a protective layer, and thinning the wafer from the back surface; 7-2) providing a transparent cover plate, and bonding the transparent cover plate on the back of the wafer; 7-3) stripping the protective layer to expose the image sensor on the front surface of the wafer so as to obtain the back-illuminated CMOS sensor structure; and 7-4) fixing the surface of the back-illuminated CMOS sensor structure, which is exposed out of the image sensor, on the rewiring layer so as to realize the electrical connection among the back-illuminated CMOS sensor structure, the logic chip and the metal lead structure.
Preferably, in the step 7-1), the thickness of the thinned wafer is not greater than 3 μm, so as to improve the back photosensitive strength of the image sensor.
Preferably, in step 7-2), the transparent cover plate is bonded to the back side of the wafer based on a gold-tin bonding layer.
Preferably, the method for encapsulating the logic chip with the encapsulating material in step 4) includes one of compression molding, transfer molding, liquid encapsulation molding, vacuum lamination and spin coating, and the encapsulating material includes one of polyimide, silicone and epoxy resin.
Preferably, the step 6) of manufacturing the redistribution layer is to alternately perform the following steps: forming a dielectric layer on the planes of the logic chip and the packaging material by adopting a chemical vapor deposition process or a physical vapor deposition process, and etching the dielectric layer to form a patterned dielectric layer; and forming a metal layer on the surface of the patterned dielectric layer by adopting a chemical vapor deposition process, an evaporation process, a sputtering process, an electroplating process or a chemical plating process, and etching the metal layer to form a patterned metal wiring layer.
Preferably, the material of the dielectric layer includes one or a combination of two or more of epoxy resin, silica gel, PI, PBO, BCB, silicon oxide, phosphosilicate glass, and fluorine-containing glass, and the material of the metal wiring layer includes one or a combination of two or more of copper, aluminum, nickel, gold, silver, and titanium.
Preferably, the metal lead structure includes one of a metal pillar, a solder ball, and a stack of a metal pillar and a solder bump.
Preferably, the method for exposing the metal lead structure to the packaging material is to thin the packaging material in step 4), step 5), step 6) or step 7).
As described above, the packaging method of the backside illuminated CMOS sensor of the present invention has the following advantages:
1) the back-illuminated CMOS sensor, the logic chip and the metal lead structure are electrically connected by adopting a rewiring layer method, and the back-illuminated CMOS sensor has the advantages of small packaging volume and high sensing performance and device reliability;
2) the invention can realize the electrical leading-out of the rewiring layer only by manufacturing the metal column in the packaging material in advance, and does not need to carry out the processes of silicon perforation and the like, thereby greatly saving the process cost;
3) the invention has simple process, can effectively improve the packaging performance of the back-illuminated CMOS sensor and the logic chip, and has wide application prospect in the field of semiconductor packaging.
Drawings
Fig. 1 to 15 are schematic structural diagrams showing steps of a packaging method of a backside-illuminated CMOS sensor according to the present invention.
Description of the element reference numerals
101 supporting substrate
102 separating layers
103 metal lead structure
104 wafer
1041 image sensor
105 logic chip
106 encapsulating material
107 rewiring layer
108 transparent cover plate
109 gold-tin bonding layer
Detailed Description
The embodiments of the present invention are described below with reference to specific embodiments, and other advantages and effects of the present invention will be easily understood by those skilled in the art from the disclosure of the present specification. The invention is capable of other and different embodiments and of being practiced or of being carried out in various ways, and its several details are capable of modification in various respects, all without departing from the spirit and scope of the present invention.
Please refer to fig. 1 to 15. It should be noted that the drawings provided in the present embodiment are only for illustrating the basic idea of the present invention, and the drawings only show the components related to the present invention rather than being drawn according to the number, shape and size of the components in actual implementation, and the type, quantity and proportion of each component in actual implementation may be changed arbitrarily, and the layout of the components may be more complicated.
As shown in fig. 1 to 15, the present embodiment provides a packaging method of a backside illuminated CMOS sensor, the packaging method including:
as shown in fig. 1 to 2, step 1) is performed first, a supporting substrate 101 is provided, and a separation layer 102 is formed on the surface of the supporting substrate.
The supporting substrate 101 includes, as an example, one of a glass substrate, a metal substrate, a semiconductor substrate, a polymer substrate, and a ceramic substrate. In this embodiment, the supporting substrate 101 is a glass substrate, which has a low cost, is easy to form the separation layer 102 on the surface thereof, and can reduce the difficulty of the subsequent stripping process.
As an example, the separation layer 102 includes one of an adhesive tape and a polymer layer, and the polymer layer is first applied to the surface of the supporting substrate 101 by a spin coating process and then cured and molded by a uv curing or thermal curing process.
In this embodiment, the separating layer 102 is an adhesive tape, which has a low cost, and only needs to be lifted by applying a force in the subsequent separating process, so that both the adhering and separating processes are simple, and the cost of the whole process can be greatly saved.
As shown in fig. 3, step 2) is then performed to form a metal wiring structure 103 on the separation layer 102.
Illustratively, the metal lead structure 103 includes one of a metal pillar, a solder ball, and a stack of a metal pillar and a solder bump. The shape of the metal lead may be adjusted according to the design of the subsequent redistribution layer 107, and finally the image sensor chip 104 and the logic chip 105 are electrically led out to the surface of the packaging material 106 through the redistribution layer 107, so that electrical lead-out may be achieved without using an expensive through-silicon-via technology.
As an example, the height of the metal lead structure 103 is greater than the thickness of the logic chip 105, so as to expose the metal lead structure 103 to the packaging material 106.
In this embodiment, the metal lead structure 103 is a copper pillar with good conductivity, so as to further save the process cost.
As shown in fig. 4, step 3) is then performed, and a logic chip 105 is provided, and the logic chip 105 is adhered to the separation layer 102, wherein the side of the logic chip 105 having the electrical lead-out structure faces the separation layer 102.
The number of the logic chips 105 may also be one or two or more, and may be selected according to the performance requirements of the device.
As shown in fig. 5, step 4) follows, and the logic chip 105 is encapsulated with an encapsulation material 106.
As an example, the method for packaging the logic chip 105 with the packaging material 106 includes one of compression molding, transfer molding, liquid encapsulation, vacuum lamination, and spin coating, and the packaging material 106 includes one of polyimide, silicone, and epoxy.
As an example, the thickness of the encapsulation material 106 is at least larger than the thickness of the mentioned logic chip 105.
As shown in fig. 6, step 5) follows, separating the encapsulation material 106 from the support substrate 101 based on the separation layer 102.
By way of example, detachment may be achieved by applying a force to lift the encapsulation material 106 away from the release layer 102.
As shown in fig. 7, as an example, the method further includes thinning a back surface of the packaging material 106 to expose the metal lead structure 103 to the packaging material 106.
As shown in fig. 8, step 6) is then performed to fabricate a redistribution layer 107 on the packaging material 106 and the logic chip 105, so as to achieve electrical connection between the logic chip 105 and the metal lead structure 103.
Specifically, the manufacturing of the rewiring layer 107 includes:
step a), forming a dielectric layer on the packaging material 106 and the logic chip 105 by adopting a chemical vapor deposition process or a physical vapor deposition process, and etching the dielectric layer to form a patterned dielectric layer.
By way of example, the material of the dielectric layer includes one or a combination of two or more of epoxy resin, silica gel, PI, PBO, BCB, silicon oxide, phosphosilicate glass, and fluorine-containing glass. In this embodiment, the dielectric layer is silicon oxide.
And b), forming a metal layer on the surface of the patterned dielectric layer by adopting a chemical vapor deposition process, an evaporation process, a sputtering process, an electroplating process or a chemical plating process, and etching the metal layer to form a patterned metal wiring layer.
As an example, the material of the metal wiring layer includes one or a combination of two or more of copper, aluminum, nickel, gold, silver, and titanium. In this embodiment, the material of the metal wiring layer is copper.
It should be noted that the redistribution layer 107 may include a plurality of dielectric layers and a plurality of metal wiring layers stacked in sequence, and interconnection between the metal wiring layers is realized by patterning each dielectric layer or manufacturing a through hole according to a connection requirement, so as to realize connection requirements of different functions.
As shown in fig. 9 to 14, step 7) is performed to provide a back-illuminated CMOS sensor structure, and the back-illuminated CMOS sensor structure is fixed on the second surface of the redistribution layer 107 to realize electrical connection among the back-illuminated CMOS sensor structure, the logic chip 105 and the metal lead structure 103.
As an example, step 6) comprises:
as shown in fig. 9 to 11, step 6-1) is performed to provide a wafer 104 having an image sensor 1041 on a front surface, and the wafer 104 is thinned from a back surface after the front surface of the wafer 104 is adhered to a protection layer 110.
As an example, in step 7-1), the thickness of the thinned wafer 104 is not greater than 3 μm, so as to improve the back photosensitive strength of the image sensor 1041.
As shown in fig. 12, step 7-2) is then performed to provide a transparent cover plate 108, and the transparent cover plate 108 is bonded to the back side of the wafer 104.
As an example, in step 7-2), the transparent cover plate 108 is bonded to the back side of the wafer 104 based on a gold-tin bonding layer 109. In the present embodiment, the transparent cover 108 is a glass cover.
As shown in fig. 13, step 7-3) is performed to peel off the protection layer 110, so as to expose the image sensor 1041 on the front surface of the wafer 104, so as to obtain the back-illuminated CMOS sensor structure.
As shown in fig. 14, step 7-4) is finally performed to fix the side of the back-illuminated CMOS sensor structure where the image sensor 1041 is exposed to the second side of the redistribution layer 107, so as to achieve electrical connection between the back-illuminated CMOS sensor structure, the logic chip 105 and the metal lead structure 103.
Alternatively, the metal lead structure 103 may be a solder ball, and the final structure is shown in fig. 15.
As described above, the packaging method of the backside illuminated CMOS sensor of the present invention has the following advantages:
1) the back-illuminated CMOS sensor, the logic chip and the metal lead structure are electrically connected by adopting a rewiring layer method, and the back-illuminated CMOS sensor has the advantages of small packaging volume and high sensing performance and device reliability;
2) the invention can realize the electrical leading-out of the rewiring layer only by manufacturing the metal column in the packaging material in advance, and does not need to carry out the processes of silicon perforation and the like, thereby greatly saving the process cost;
3) the invention has simple process, can effectively improve the packaging performance of the back-illuminated CMOS sensor and the logic chip, and has wide application prospect in the field of semiconductor packaging.
Therefore, the invention effectively overcomes various defects in the prior art and has high industrial utilization value.
The foregoing embodiments are merely illustrative of the principles and utilities of the present invention and are not intended to limit the invention. Any person skilled in the art can modify or change the above-mentioned embodiments without departing from the spirit and scope of the present invention. Accordingly, it is intended that all equivalent modifications or changes which can be made by those skilled in the art without departing from the spirit and technical spirit of the present invention be covered by the claims of the present invention.
Claims (11)
1. A packaging method of a backside illuminated CMOS sensor, the packaging method comprising:
1) providing a supporting substrate, and forming a separation layer on the surface of the supporting substrate;
2) forming a metal lead structure on the separation layer;
3) providing a logic chip, and adhering the logic chip on the separation layer, wherein one side of the logic chip with the electric leading-out structure faces the separation layer;
4) packaging the logic chip by adopting a packaging material;
5) separating the encapsulation material from the support substrate based on the separation layer;
6) manufacturing a rewiring layer on the packaging material and the logic chip to realize the electrical connection between the logic chip and the metal lead structure; and
7) providing a back-illuminated CMOS sensor structure, and fixing the back-illuminated CMOS sensor structure on the rewiring layer to realize the electrical connection among the back-illuminated CMOS sensor structure, the logic chip and the metal lead structure;
the manufacturing method further comprises the step of exposing the metal lead structure to the packaging material.
2. The method of packaging a backside-illuminated CMOS sensor according to claim 1, wherein: the support substrate comprises one of a glass substrate, a metal substrate, a semiconductor substrate, a polymer substrate and a ceramic substrate; the separation layer comprises one of an adhesive tape and a polymer layer, wherein the polymer layer is firstly coated on the surface of the support substrate by adopting a spin coating process and then is cured and molded by adopting an ultraviolet curing or thermosetting process.
3. The method of packaging a backside-illuminated CMOS sensor according to claim 1, wherein: the height of the metal lead structure is larger than the thickness of the logic chip.
4. The method of packaging a backside-illuminated CMOS sensor according to claim 1, wherein: step 7) comprises the following steps:
7-1) providing a wafer with an image sensor on the front surface, adhering the front surface of the wafer to a protective layer, and thinning the wafer from the back surface;
7-2) providing a transparent cover plate, and bonding the transparent cover plate on the back of the wafer;
7-3) stripping the protective layer to expose the image sensor on the front surface of the wafer so as to obtain the back-illuminated CMOS sensor structure; and
7-4) fixing the surface of the back-illuminated CMOS sensor structure, which is exposed out of the image sensor, on the rewiring layer so as to realize the electrical connection among the back-illuminated CMOS sensor structure, the logic chip and the metal lead structure.
5. The method of packaging a backside-illuminated CMOS sensor of claim 4, wherein: in the step 7-1), the thickness of the thinned wafer is not more than 3 μm, so that the back photosensitive strength of the image sensor is improved.
6. The method of packaging a backside-illuminated CMOS sensor of claim 4, wherein: in the step 7-2), the transparent cover plate is bonded to the back surface of the wafer based on a gold-tin bonding layer.
7. The method of packaging a backside-illuminated CMOS sensor according to claim 1, wherein: and 4) the method for packaging the logic chip by adopting the packaging material comprises one of compression molding, transfer molding, liquid sealing, vacuum lamination and spin coating, wherein the packaging material comprises one of polyimide, silica gel and epoxy resin.
8. The method of packaging a backside-illuminated CMOS sensor according to claim 1, wherein: step 6) manufacturing the rewiring layer by alternately performing the following steps:
forming a dielectric layer on the planes of the logic chip and the packaging material by adopting a chemical vapor deposition process or a physical vapor deposition process, and etching the dielectric layer to form a patterned dielectric layer;
and forming a metal layer on the surface of the patterned dielectric layer by adopting a chemical vapor deposition process, an evaporation process, a sputtering process, an electroplating process or a chemical plating process, and etching the metal layer to form a patterned metal wiring layer.
9. The method of packaging a backside-illuminated CMOS sensor according to claim 8, wherein: the dielectric layer is made of one or a combination of more than two of epoxy resin, silica gel, PI, PBO, BCB, silicon oxide and phosphorosilicate glass, and the fluorine-containing glass, and the metal wiring layer is made of one or a combination of more than two of copper, aluminum, nickel, gold, silver and titanium.
10. The method of packaging a backside-illuminated CMOS sensor according to claim 1, wherein: the metal lead structure comprises one of a metal column, a solder ball and a lamination layer consisting of the metal column and the solder bump.
11. The method of packaging a backside-illuminated CMOS sensor according to claim 8, wherein: the method for exposing the metal lead structure to the packaging material is to thin the packaging material in the steps 4), 5), 6) or 7).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710792005.6A CN107611152B (en) | 2017-09-05 | 2017-09-05 | Packaging method of back-illuminated CMOS sensor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710792005.6A CN107611152B (en) | 2017-09-05 | 2017-09-05 | Packaging method of back-illuminated CMOS sensor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107611152A CN107611152A (en) | 2018-01-19 |
| CN107611152B true CN107611152B (en) | 2020-02-04 |
Family
ID=61057240
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710792005.6A Active CN107611152B (en) | 2017-09-05 | 2017-09-05 | Packaging method of back-illuminated CMOS sensor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107611152B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101292352A (en) * | 2005-09-01 | 2008-10-22 | 美光科技公司 | Microelectronic imaging units and methods of manufacturing microelectronic imaging units at the wafer level |
| CN105161431A (en) * | 2015-08-12 | 2015-12-16 | 中芯长电半导体（江阴）有限公司 | Packaging method of wafer-level chip |
| CN105514087A (en) * | 2016-01-26 | 2016-04-20 | 中芯长电半导体（江阴）有限公司 | Double-faced fan-out type wafer-level packaging method and packaging structure |
-
2017
- 2017-09-05 CN CN201710792005.6A patent/CN107611152B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101292352A (en) * | 2005-09-01 | 2008-10-22 | 美光科技公司 | Microelectronic imaging units and methods of manufacturing microelectronic imaging units at the wafer level |
| CN105161431A (en) * | 2015-08-12 | 2015-12-16 | 中芯长电半导体（江阴）有限公司 | Packaging method of wafer-level chip |
| CN105514087A (en) * | 2016-01-26 | 2016-04-20 | 中芯长电半导体（江阴）有限公司 | Double-faced fan-out type wafer-level packaging method and packaging structure |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107611152A (en) | 2018-01-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110277356B (en) | Packaging structure and packaging method of antenna feeder | |
| US10553458B2 (en) | Chip packaging method | |
| TWI602262B (en) | Semiconductor device and method of forming conductive vias through interconnect structures and encapsulant of wlcsp | |
| US10276545B1 (en) | Semiconductor package and manufacturing method thereof | |
| CN103000574A (en) | Method of forming semiconductor die with active region responsive to external stimulus | |
| CN103383923A (en) | Thin 3d fan-out embedded wafer level package (ewlb) for application processor and memory integration | |
| CN108336494B (en) | Antenna packaging structure and packaging method | |
| CN107425031B (en) | Packaging structure and packaging method of back-illuminated CMOS sensor | |
| CN112289743A (en) | Wafer system level fan-out package structure and manufacturing method thereof | |
| CN110148588B (en) | Fan-out type antenna packaging structure and packaging method thereof | |
| CN110148587B (en) | Fan-out type antenna packaging structure and packaging method | |
| CN110957284A (en) | Three-dimensional packaging structure of chip and packaging method thereof | |
| CN107452728A (en) | The method for packing of integrated image sensor chip and logic chip | |
| CN212084995U (en) | Wafer level package structure | |
| CN112289742A (en) | Wafer system level three-dimensional fan-out type packaging structure and manufacturing method thereof | |
| CN107611152B (en) | Packaging method of back-illuminated CMOS sensor | |
| CN210224005U (en) | Fan-out type antenna packaging structure | |
| CN209804638U (en) | Fan-out type antenna packaging structure | |
| CN209929301U (en) | Semiconductor packaging structure | |
| CN210182380U (en) | Semiconductor packaging structure | |
| CN115206948A (en) | Three-dimensional fan-out type packaging structure of ultrahigh-density connection system and preparation method thereof | |
| CN112582287A (en) | Wafer-level chip packaging structure and packaging method | |
| CN110854107A (en) | Fan-out type antenna packaging structure and packaging method | |
| CN110828408A (en) | Three-dimensional fan-out type packaging structure and manufacturing method thereof | |
| CN112259954A (en) | Packaged antenna module and preparation method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: No.78 Changshan Avenue, Jiangyin City, Wuxi City, Jiangsu Province (place of business: No.9 Dongsheng West Road, Jiangyin City) Patentee after: Shenghejing micro semiconductor (Jiangyin) Co.,Ltd. Address before: No.78 Changshan Avenue, Jiangyin City, Wuxi City, Jiangsu Province Patentee before: SJ Semiconductor (Jiangyin) Corp. |
|
| CP03 | Change of name, title or address |