CN107562437A - A kind of system and method for the FPGA online upgradings based on the soft cores of MicroBlaze - Google Patents
A kind of system and method for the FPGA online upgradings based on the soft cores of MicroBlaze Download PDFInfo
- Publication number
- CN107562437A CN107562437A CN201710815110.7A CN201710815110A CN107562437A CN 107562437 A CN107562437 A CN 107562437A CN 201710815110 A CN201710815110 A CN 201710815110A CN 107562437 A CN107562437 A CN 107562437A
- Authority
- CN
- China
- Prior art keywords
- microblaze
- microprocessor
- fpga
- data
- soft cores
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The invention discloses a kind of system and method for the FPGA online upgradings based on the soft cores of MicroBlaze, the system includes:The FPGA and microprocessor of equipment end are integrated in, the distal end PC being connected with microprocessor by Ethernet, it is characterised in that also include:The soft cores of MicroBlaze are run on FPGA, soft core is used as memory by LocalBus buses and microprocessor connection communication, soft core by the external Flash equipment of Qspi buses.Wherein, distal end PC is sent data are upgraded to microprocessor by Ethernet, microprocessor will be sent to the soft cores of MicroBlaze run on FPGA after data fragmentation by LocalBus, Flash is written to after the data that soft core verification receives, file in Flash is divided into three area's storages, switch region, Golden areas and Update areas, determine to be started from Golden areas or Update areas according to the content of switch region after the upper electricity of FPGA.The present invention have it is simple in construction, update time is short, it is safe and reliable the advantages of.
Description
Technical field
The present invention relates to electronic technology field, more particularly, is related to a kind of FPGA based on the soft cores of MicroBlaze and exists
The system and method for line upgrading.
Background technology
FPGA (Field Programmable Gate Array, field programmable gate are often used in board design
Array) chip realizes interface protocol or Interface Controller, because FPGA generally develops complexity height, often it is related to version
Upgrading, in the prior art, the upgrading mode of FPGA device is by the configurator after compiling, using JTAG mostly
(Joint Test Action Group, joint test working group) interface is downloaded and is burned onto the special configuration chips of FPGA
In PROM (ProgrammableRead-only Memory, programmable read only memory).
Existing upgrading mode has the disadvantage that:
1st, the burn writing speed of JTAG fever writes is slow, and the shortcoming is also not clear for early stage small-scale logical program
It is aobvious, but typically in more than 20MB, burnt for existing frequently-used FPGA device such as Xilinx A7 series, logical program with JTAG
Writing probably needs 20 minutes;
2nd, the transmission range of JTAG fever writes is no more than 1 meter, therefore jtag interface is typically all reserved on board in board,
Because board is typically all installed in the chassis, upgrade FPGA every time and be required for dismantling cabinet;
3rd, JTAG needs the special MCS file of programming, and MCS file is converted by BIT files, typically all than former BIT texts
Big 3 times or so of part;
4th, then FPGA can be caused not open using occurring programming mistake or board power down during JTAG fever writes programmings
Move, it is necessary to carry out programming with JTAG again.
The content of the invention
The problem of existing for prior art, the present invention propose a kind of FPGA online upgradings based on the soft cores of MicroBlaze
System and method, to realize flexible upgrading to FPGA.
MicroBlaze Embedded Soft Cores are the microprocessor IP kernels based on Xilinx companies FPGA, and other peripheral hardware IP kernels
Together, programmable chip system (SOPC) design can be completed, with the speed of service is fast, occupancy resource is few, configurability is strong
The advantages that.MicroBlaze processors can be held at full speed using RISC Architecture and 32 bit instructions and data/address bus of Harvard structure
Row is stored in the program in on-chip memory and external memory storage, and accesses its data.MicroBlaze can be realized pair
Flash storage device external FPGA is written and read access, and can pass through LocalBus buses and the microprocessor of mounting
Communicated, upgrade file is sent to MicroBlaze by such microprocessor can, and MicroBlaze writes upgrade file
Enter into Flash.
Based on this, the technical scheme is that:
A kind of system of the FPGA online upgradings based on the soft cores of MicroBlaze, including it is integrated in equipment end
FPGA, it is characterised in that:Also include the microprocessor and far-end computer for being integrated in equipment end;Far-end computer and microprocessor
Device is connected by Ethernet;The soft cores of MicroBlaze are run on the FPGA, the soft cores of MicroBlaze pass through LocalBus buses
With microprocessor connection communication, the soft cores of MicroBlaze are used as memory by the external Flash equipment of Qspi buses.
Further preferred scheme, a kind of system of the FPGA online upgradings based on the soft cores of MicroBlaze, it is special
Sign is:Upgrade file can be sent to microprocessor by the far-end computer by Ethernet, and provide erroneous retransmissions machine
System;The microprocessor can send upgrade command and upgrading data to the soft cores of MicroBlaze, and feed back upgrade information;It is described
FPGA can run the soft cores of MicroBlaze, and the soft nuclear energy of MicroBlaze enough receives the upgrade command that microprocessor is sent
With upgrading data, and by upgrading data write to the Flash equipment.
Further preferred scheme, a kind of system of the FPGA online upgradings based on the soft cores of MicroBlaze, it is special
Sign is:Space in the Flash equipment is divided into switch region, Golden areas and Update areas;Wherein:Switch region storage switch
Word and redirect word, switch word is to open, and jumps to and redirects the area operation that word is specified, and is to close then from Golden regions to start;It is described
Golden areas, which are used to store, can make the stable release FPGA configuration file that FPGA normally starts;The Update areas, which are used to store, to rise
The FPGA configuration file of level version.
Further preferred scheme, a kind of system of the FPGA online upgradings based on the soft cores of MicroBlaze, it is special
Sign is:Switch region, Golden areas and Update areas in Flash addresses from low to high.
Further preferred scheme, a kind of system of the FPGA online upgradings based on the soft cores of MicroBlaze, it is special
Sign is:The enough example dual port RAM IP kernels of the soft nuclear energy of MicroBlaze, dual port RAM one end are accessed by the soft cores of MicroBlaze, separately
One end is by LocalBus buses carry on the microprocessor by microprocessor access;Microprocessor is with producer role to twoport
RAM is put into upgrading data, and the soft cores of MicroBlaze take out upgrading data with consumer role from dual port RAM.
A kind of FPGA online upgrading methods based on the soft cores of MicroBlaze, it is characterised in that:Comprise the following steps:
Step 1:Jump instruction in Flash is sent to microprocessor, microprocessor by far-end computer by Ethernet
The soft cores of MicroBlaze being sent to by LocalBus buses in FPGA, the soft cores of MicroBlaze will switch according to jump instruction
Word passes through the storage of Qspi buses to the switch region in Flash with word is redirected;
Step 2:Far-end computer will upgrade data by Ethernet and check value sends to microprocessor, microprocessor and received
The correctness of data is confirmed after to data, if data transfer is wrong, far-end computer carries out data re-transmission;
Step 3:Microprocessor, which will upgrade, to be sent to running on FPGA by LocalBus after data and check value burst
The soft cores of MicroBlaze, the fragment data that the verification of MicroBlaze soft cores receives, microprocessor is carried out if data are wrong
Data retransmit;
Step 4:MicroBlaze is soft, and fragment data is written in Flash by core, right after all data write Flash
All write-in data are verified.
Further preferred scheme, a kind of FPGA online upgrading methods based on the soft cores of MicroBlaze, its feature
It is:In step 3, the soft core example dual port RAM IP kernels of MicroBlaze are realized to be handed between microprocessor and the soft cores of MicroBlaze
Change data;Dual port RAM one end is accessed by the soft cores of MicroBlaze, the other end by LocalBus buses carry on the microprocessor
By microprocessor access;Microprocessor is put into upgrading data with producer role to dual port RAM, and the soft cores of MicroBlaze are to consume
Person role takes out upgrading data from dual port RAM.
Further preferred scheme, a kind of FPGA online upgrading methods based on the soft cores of MicroBlaze, its feature
It is:In step 3 and step 4, FPGA ROMPaqs are run on the soft cores of MicroBlaze, the moment intercepts whether microprocessor has liter
Level instruction, if receiving upgrade command, closing switch word, wipes the Update areas in Flash, then receives microprocessor and sends
The upgrading data to come over, and the correctness of verification data, accurate data is write in Flash, finally opens switch word.
Beneficial effect
The present invention has knot by remote computer, microprocessor and the existing FPGA online upgradings of the soft verifications of MicroBlaze
Structure is simple, and update time is short, it is safe and reliable the advantages of.Far-end computer is sent data are upgraded to microprocessor by Ethernet
Device, microprocessor will be sent to the soft cores of MicroBlaze run on FPGA, soft core school after data fragmentation by LocalBus
Test after the data received and be written to Flash, the file in Flash is divided into three areas' storages, switch region, Golden areas and
Update areas, determine to be started from Golden areas or Update areas according to the content of switch region after the upper electricity of FPGA, it is ensured that liter
During level, no matter which, which goes to, walks out of mistake, again due to there is the presence in Golden areas after upper electricity, FPGA can be opened normally
Move up.
The additional aspect and advantage of the present invention will be set forth in part in the description, and will partly become from the following description
Obtain substantially, or recognized by the practice of the present invention.
Brief description of the drawings
The above-mentioned and/or additional aspect and advantage of the present invention will become in the description from combination accompanying drawings below to embodiment
Substantially and it is readily appreciated that, wherein:
Fig. 1 is the system schematic of the present invention;
Fig. 2 is the distribution schematic diagram in Flash Zhong Sange areas;
Fig. 3 is FPGA Booting sequence schematic diagram;
Fig. 4 schematic diagrames that fragment data exchanges between microprocessor and the soft cores of MicroBlaze;
Fig. 5 is the ROMPaq process chart of MicroBlaze operations;
Fig. 6 is the upgrading control programs process chart of microprocessor operation.
Embodiment
Embodiments of the invention are described below in detail, the embodiment is exemplary, it is intended to for explaining the present invention, and
It is not considered as limiting the invention.
The main object of the present invention be to propose a kind of FPGA online upgradings based on the soft cores of MicroBlaze system and
Method, to realize the flexible upgrading to FPGA.
MicroBlaze Embedded Soft Cores are the microprocessor IP kernels based on Xilinx companies FPGA, and other peripheral hardware IP kernels
Together, programmable chip system (SOPC) design can be completed, with the speed of service is fast, occupancy resource is few, configurability is strong
The advantages that.MicroBlaze processors can be held at full speed using RISC Architecture and 32 bit instructions and data/address bus of Harvard structure
Row is stored in the program in on-chip memory and external memory storage, and accesses its data.MicroBlaze can be realized pair
Flash storage device external FPGA is written and read access, and can pass through LocalBus buses and the microprocessor of mounting
Communicated, upgrade file is sent to MicroBlaze by such microprocessor can, and MicroBlaze writes upgrade file
Enter into Flash.
Based on this, the system of the FPGA online upgradings proposed by the present invention based on the soft cores of MicroBlaze, including be integrated in
The FPGA of equipment end, the microprocessor and far-end computer for being integrated in equipment end;Far-end computer and microprocessor by with
Too net connection;The soft cores of MicroBlaze are run on the FPGA, the soft cores of MicroBlaze pass through LocalBus buses and microprocessor
Device connection communication, the soft cores of MicroBlaze are used as memory by the external Flash equipment of Qspi buses.
The far-end computer is mainly responsible for the management of upgrade file, and upgrade file is BIT files here, far-end computer
Upgrade file is sent to microprocessor by Ethernet, and erroneous retransmissions mechanism is provided.The microprocessor is online upgrading
Control centre, send upgrade command and upgrading data to the soft cores of MicroBlaze, and feed back upgrade information;The FPGA operations
The soft cores of MicroBlaze, the soft cores of MicroBlaze receive the upgrade command and upgrading data that microprocessor is sent, and will
Upgrading data are write to the Flash equipment.
Space address in the Flash equipment is divided into switch region, Golden areas and Update areas from low to high;Its
In:Switch region storage switch word determines that FPGA starts from which region with word, switch word is redirected, and switch word is to open, and is jumped to
Turn the area operation that word is specified, typically redirect word and be appointed as Update regions, then start to close from Golden regions;It is described
Golden areas, which are used to store, can make the stable release FPGA configuration file that FPGA normally starts, if upgrading failure can still ensure FPGA
It is normal to start;The Update areas are used for the FPGA configuration file for storing upgraded version.Distribution of three areas in Flash is as schemed
Shown in 2, FPGA Booting sequence is as shown in Figure 3.
The soft core example dual port RAM IP kernels of MicroBlaze, dual port RAM one end are accessed by the soft cores of MicroBlaze, the other end
By LocalBus buses carry on the microprocessor by microprocessor access;DPRAM is defined as data buffer zone, microprocessor
Fragment data is put into buffering area with producer role, MicroBlaze is soft, and core takes out burst with consumer role from buffering area
Data, the exchange of fragment data is as shown in Figure 4 between microprocessor and the soft cores of MicroBlaze.
In the present embodiment, far-end computer uses Lenovo Yangtian M6800k desktop computers, has the FPGA for needing to upgrade thereon
Configuration file and ROMPaq, ftp server is run, file is passed through by FTP according to the request of microprocessor upgrading control programs
Agreement is sent to microprocessor.Microprocessor uses the PowerPC architecture microprocessor P2020 of Freescale, runs thereon
The operating system of VxWorks 6.9 of WindRiver companies;FPGA uses the XA Artix-7 Series FPGA chips of Xilinx companies,
Concrete model is XA7A75T, uses matched Vivado2015.4 development environments.
The entirely FPGA online upgrading methods based on the soft cores of MicroBlaze, comprise the following steps:
Step 1:Jump instruction in Flash is sent to microprocessor, microprocessor by far-end computer by Ethernet
The soft cores of MicroBlaze being sent to by LocalBus buses in FPGA, the soft cores of MicroBlaze will switch according to jump instruction
Word passes through the storage of Qspi buses to the switch region in Flash with word is redirected;
Step 2:Far-end computer will upgrade data by Ethernet and CRC32 check values are sent to microprocessor, micro- place
Reason device receives the correctness of confirmation data after data, if data transfer is wrong, far-end computer carries out data re-transmission;
Step 3:Microprocessor, which will upgrade, to be sent to running on by LocalBus after data and CRC32 check value bursts
The soft cores of MicroBlaze on FPGA, the fragment data that the soft core verifications of MicroBlaze receive, the microprocessor if data are wrong
Device carries out data re-transmission;
In step 3, the soft core example dual port RAM IP kernels of MicroBlaze realize microprocessor and the soft cores of MicroBlaze it
Swapping data;Dual port RAM one end is accessed by the soft cores of MicroBlaze, and the other end is by LocalBus bus carries in microprocessor
By microprocessor access on device;Microprocessor is put into upgrading data with producer role to dual port RAM, the soft cores of MicroBlaze with
Consumer role takes out upgrading data from dual port RAM.
Step 4:MicroBlaze is soft, and fragment data is written in Flash by core, right after all data write Flash
All write-in data are verified.
In step 3 and step 4, FPGA ROMPaqs are run on the soft cores of MicroBlaze, whether the moment intercepts microprocessor
There is upgrade command, if receiving upgrade command, closing switch word, wipe the Update areas in Flash, then receive microprocessor
The upgrading data sended over, and the correctness of verification data, accurate data is write in Flash, finally opens switch word.This
In sample escalation process, no matter which, which goes to, walks out of mistake, upper electric again, due to there is the presence in Golden areas, FPGA can be just
Often start up.
Although embodiments of the invention have been shown and described above, it is to be understood that above-described embodiment is example
Property, it is impossible to limitation of the present invention is interpreted as, one of ordinary skill in the art is not departing from the principle and objective of the present invention
In the case of above-described embodiment can be changed within the scope of the invention, change, replace and modification.
Claims (8)
1. a kind of system of the FPGA online upgradings based on the soft cores of MicroBlaze, including the FPGA of equipment end is integrated in, it is special
Sign is:Also include the microprocessor and far-end computer for being integrated in equipment end;Far-end computer and microprocessor by with
Too net connection;The soft cores of MicroBlaze are run on the FPGA, the soft cores of MicroBlaze pass through LocalBus buses and microprocessor
Device connection communication, the soft cores of MicroBlaze are used as memory by the external Flash equipment of Qspi buses.
A kind of 2. system of the FPGA online upgradings based on the soft cores of MicroBlaze according to claim 1, it is characterised in that:
Upgrade file can be sent to microprocessor by the far-end computer by Ethernet, and provide erroneous retransmissions mechanism;It is described
Microprocessor can send upgrade command and upgrading data to the soft cores of MicroBlaze, and feed back upgrade information;The FPGA energy
The soft cores of MicroBlaze are enough run, the soft nuclear energy of MicroBlaze enough receives upgrade command and the upgrading that microprocessor is sent
Data, and upgrading data are write to the Flash equipment.
A kind of 3. system of the FPGA online upgradings based on the soft cores of MicroBlaze according to claim 2, it is characterised in that:
Space in the Flash equipment is divided into switch region, Golden areas and Update areas;Wherein:Switch region storage switch word and jump
Turn word, switch word is to open, and jumps to and redirects the area operation that word is specified, and is then started to close from Golden regions;The Golden
Area, which is used to store, can make the stable release FPGA configuration file that FPGA normally starts;The Update areas are used to store upgraded version
FPGA configuration file.
A kind of 4. system of the FPGA online upgradings based on the soft cores of MicroBlaze according to claim 3, it is characterised in that:
Switch region, Golden areas and Update areas in Flash addresses from low to high.
A kind of 5. system of the FPGA online upgradings based on the soft cores of MicroBlaze according to claim 2, it is characterised in that:
The enough example dual port RAM IP kernels of the soft nuclear energy of MicroBlaze, dual port RAM one end are accessed by the soft cores of MicroBlaze, and the other end passes through
LocalBus buses carry is on the microprocessor by microprocessor access;Microprocessor is put into producer role to dual port RAM
Upgrade data, the soft cores of MicroBlaze take out upgrading data with consumer role from dual port RAM.
A kind of 6. FPGA online upgrading methods based on the soft cores of MicroBlaze, it is characterised in that:Comprise the following steps:
Step 1:Jump instruction in Flash is sent to microprocessor by far-end computer by Ethernet, and microprocessor passes through
The soft cores of MicroBlaze that LocalBus buses are sent in FPGA, the soft cores of MicroBlaze according to jump instruction will switch word and
Redirect word and pass through Qspi buses storage to the switch region in Flash;
Step 2:Far-end computer will upgrade data by Ethernet and check value sends to microprocessor, microprocessor and receives number
According to the correctness of rear confirmation data, if data transfer is wrong, far-end computer carries out data re-transmission;
Step 3:Microprocessor, which will upgrade, to be sent to running on FPGA by LocalBus after data and check value burst
The soft cores of MicroBlaze, the fragment data that the soft core verifications of MicroBlaze receive, microprocessor enters line number if data are wrong
According to re-transmission;
Step 4:MicroBlaze is soft, and fragment data is written in Flash by core, after all data write Flash, to whole
Write-in data are verified.
A kind of 7. FPGA online upgrading methods based on the soft cores of MicroBlaze according to claim 6, it is characterised in that:Step
In rapid 3, the soft core example dual port RAM IP kernels of MicroBlaze realize the swapping data of microprocessor and the soft cores of MicroBlaze;
Dual port RAM one end is accessed by the soft cores of MicroBlaze, and the other end is by LocalBus buses carry on the microprocessor by micro-
Device is managed to access;Microprocessor is put into upgrading data with producer role to dual port RAM, and the soft cores of MicroBlaze are with consumer role
Upgrading data are taken out from dual port RAM.
A kind of 8. FPGA online upgrading methods based on the soft cores of MicroBlaze according to claim 6, it is characterised in that:Step
Rapid 3 and step 4 in, FPGA ROMPaqs are run on the soft cores of MicroBlaze, the moment intercepts whether microprocessor has upgrade command,
If receiving upgrade command, closing switch word, the Update areas in Flash are wiped, then receive what microprocessor sended over
Upgrade data, and the correctness of verification data, accurate data is write in Flash, finally open switch word.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710815110.7A CN107562437B (en) | 2017-09-12 | 2017-09-12 | FPGA (field programmable Gate array) online upgrading system and method based on MicroBlaze soft core |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710815110.7A CN107562437B (en) | 2017-09-12 | 2017-09-12 | FPGA (field programmable Gate array) online upgrading system and method based on MicroBlaze soft core |
Publications (2)
Publication Number | Publication Date |
---|---|
CN107562437A true CN107562437A (en) | 2018-01-09 |
CN107562437B CN107562437B (en) | 2020-07-10 |
Family
ID=60980539
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710815110.7A Active CN107562437B (en) | 2017-09-12 | 2017-09-12 | FPGA (field programmable Gate array) online upgrading system and method based on MicroBlaze soft core |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN107562437B (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108073412A (en) * | 2018-01-30 | 2018-05-25 | 四川九洲电器集团有限责任公司 | A kind of FPGA radio upgrades based on WIFI and the device and method intelligently loaded |
CN108874424A (en) * | 2018-06-21 | 2018-11-23 | 大唐电信(成都)信息技术有限公司 | FPGA safety on-line upgrade method based on serial port protocol |
CN109358861A (en) * | 2018-10-08 | 2019-02-19 | 北京无线电测量研究所 | FPGA program remote loading method and system |
CN111190852A (en) * | 2019-12-06 | 2020-05-22 | 中国航空工业集团公司洛阳电光设备研究所 | PowerPC and Microblaze interaction system and interaction method based on double ports |
CN112256312A (en) * | 2020-10-14 | 2021-01-22 | 四川九洲空管科技有限责任公司 | PowerPC-based FPGA program convenient upgrading method and system |
CN112256313A (en) * | 2020-10-14 | 2021-01-22 | 四川九洲空管科技有限责任公司 | Method and system for managing FPGA (field programmable Gate array) program remote upgrading system of secondary radar equipment |
CN112433966A (en) * | 2020-11-15 | 2021-03-02 | 中国航空工业集团公司洛阳电光设备研究所 | Multi-interface architecture based on Windows platform and implementation method |
CN112527350A (en) * | 2020-12-08 | 2021-03-19 | 中国科学院国家空间科学中心 | IP core for configuration and refresh control of satellite-borne SRAM type FPGA |
CN112528346A (en) * | 2019-09-02 | 2021-03-19 | 复旦大学 | FPGA dynamic configuration system based on cloud encryption |
CN113138783A (en) * | 2021-04-22 | 2021-07-20 | 深圳市天辰防务通信技术有限公司 | FPGA (field programmable Gate array) upgrading method and device based on measurement and control host |
CN112527350B (en) * | 2020-12-08 | 2024-04-26 | 中国科学院国家空间科学中心 | IP core for configuration and refresh control of satellite-borne SRAM type FPGA |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106598650A (en) * | 2016-11-25 | 2017-04-26 | 积成电子股份有限公司 | Device and method for online upgrade of FPGA program based on fiber communication |
CN106933632A (en) * | 2017-03-13 | 2017-07-07 | 山东网聪信息科技有限公司 | FPGA function online upgrading methods based on Ethernet |
-
2017
- 2017-09-12 CN CN201710815110.7A patent/CN107562437B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106598650A (en) * | 2016-11-25 | 2017-04-26 | 积成电子股份有限公司 | Device and method for online upgrade of FPGA program based on fiber communication |
CN106933632A (en) * | 2017-03-13 | 2017-07-07 | 山东网聪信息科技有限公司 | FPGA function online upgrading methods based on Ethernet |
Non-Patent Citations (1)
Title |
---|
李昆吉: "FPGA动态可重构技术及其应用研究", 《中国优秀硕士学位论文全文数据库信息科技辑》 * |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108073412A (en) * | 2018-01-30 | 2018-05-25 | 四川九洲电器集团有限责任公司 | A kind of FPGA radio upgrades based on WIFI and the device and method intelligently loaded |
CN108874424A (en) * | 2018-06-21 | 2018-11-23 | 大唐电信(成都)信息技术有限公司 | FPGA safety on-line upgrade method based on serial port protocol |
CN109358861A (en) * | 2018-10-08 | 2019-02-19 | 北京无线电测量研究所 | FPGA program remote loading method and system |
CN112528346A (en) * | 2019-09-02 | 2021-03-19 | 复旦大学 | FPGA dynamic configuration system based on cloud encryption |
CN111190852A (en) * | 2019-12-06 | 2020-05-22 | 中国航空工业集团公司洛阳电光设备研究所 | PowerPC and Microblaze interaction system and interaction method based on double ports |
CN112256312B (en) * | 2020-10-14 | 2024-03-22 | 四川九洲空管科技有限责任公司 | PowerPC-based FPGA program convenient upgrading method and system |
CN112256312A (en) * | 2020-10-14 | 2021-01-22 | 四川九洲空管科技有限责任公司 | PowerPC-based FPGA program convenient upgrading method and system |
CN112256313A (en) * | 2020-10-14 | 2021-01-22 | 四川九洲空管科技有限责任公司 | Method and system for managing FPGA (field programmable Gate array) program remote upgrading system of secondary radar equipment |
CN112256313B (en) * | 2020-10-14 | 2024-04-30 | 四川九洲空管科技有限责任公司 | Secondary radar equipment FPGA program remote upgrading system management method and system |
CN112433966A (en) * | 2020-11-15 | 2021-03-02 | 中国航空工业集团公司洛阳电光设备研究所 | Multi-interface architecture based on Windows platform and implementation method |
CN112527350B (en) * | 2020-12-08 | 2024-04-26 | 中国科学院国家空间科学中心 | IP core for configuration and refresh control of satellite-borne SRAM type FPGA |
CN112527350A (en) * | 2020-12-08 | 2021-03-19 | 中国科学院国家空间科学中心 | IP core for configuration and refresh control of satellite-borne SRAM type FPGA |
CN113138783A (en) * | 2021-04-22 | 2021-07-20 | 深圳市天辰防务通信技术有限公司 | FPGA (field programmable Gate array) upgrading method and device based on measurement and control host |
Also Published As
Publication number | Publication date |
---|---|
CN107562437B (en) | 2020-07-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107562437A (en) | A kind of system and method for the FPGA online upgradings based on the soft cores of MicroBlaze | |
CN102999350B (en) | A kind of FPGA program upgrading download online method in digital signal processing platform | |
CN102609286B (en) | A kind of FPGA configurator remote update system based on processor control and method thereof | |
CN103559053B (en) | Board system and FPGA (Field Programmable Logic Array) online update method of communication interface cards | |
CN102609287B (en) | A kind of devices and methods therefor by CPU remote update FPGA | |
CN103838653A (en) | Register automatic authentication method based on VMM RAL | |
CN100511148C (en) | CPU system starting method and system | |
CN102662701A (en) | Online CPLD (Complex Programmable Logic Devices) upgrading method, device and business veneer | |
EP3242199B1 (en) | Flash memory controller and control method for flash memory controller | |
CN101783812A (en) | FPGA configuration system and configuration method based on network | |
WO2011132352A1 (en) | Testing device and testing method | |
CN101438253A (en) | Writing to and configuring flash memory | |
CN102446141B (en) | Device and method for realizing write protection control | |
CN105404538A (en) | FPGA-based device and method for loading and upgrading object codes | |
CN109669729A (en) | A kind of starting bootstrap technique of processor | |
CN108664264A (en) | A kind of device and method remotely updating FPGA by JTAG modes based on CPU | |
CN104077166A (en) | EPCS and EPCQ storer online upgrading method based on IP core in FPGA | |
CN113434162A (en) | Method for remotely updating FPGA multi-version program on line | |
CN110196726A (en) | A method of the load of FPGA program remote upgrading is realized based on CPU+CPLD | |
CN101286738A (en) | Method, device and system for loading logic files based on equipment information | |
CN105808462A (en) | Simulated memory realized based on FPGA (Field Programmable Gate Array), realization method for simulated memory and computer | |
CN112231005A (en) | Method for managing FPGA (field programmable Gate array) version based on UBOOT (Universal boot on Board) | |
CN103812739B (en) | FPGA and DSP communicator and communication means | |
CN110618827A (en) | FPGA remote upgrading method with built-in FLASH | |
CN107315607A (en) | One kind driving adaptive allocation system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
TA01 | Transfer of patent application right | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20200604 Address after: 471000 No. 696, Wangcheng Avenue, Luolong District, Luoyang City, Henan Province Applicant after: AVIC Luoyang Photoelectric Technology Co., Ltd Address before: 471099 Luoyang City, Henan Province West triumph Road, No. 25 Applicant before: LUOYANG INSTITUTE OF ELECTRO-OPTICAL EQUIPMENT OF AVIC |
|
GR01 | Patent grant | ||
GR01 | Patent grant |