CN107359122A - Mn adulterates the preparation method of hetero-junctions spin fet - Google Patents

Mn adulterates the preparation method of hetero-junctions spin fet Download PDF

Info

Publication number
CN107359122A
CN107359122A CN201710421218.8A CN201710421218A CN107359122A CN 107359122 A CN107359122 A CN 107359122A CN 201710421218 A CN201710421218 A CN 201710421218A CN 107359122 A CN107359122 A CN 107359122A
Authority
CN
China
Prior art keywords
source
region
preparation
drain region
epitaxial layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201710421218.8A
Other languages
Chinese (zh)
Other versions
CN107359122B (en
Inventor
贾仁需
杨宇
元磊
张玉明
彭博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xidian University
Original Assignee
Xidian University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xidian University filed Critical Xidian University
Priority to CN201710421218.8A priority Critical patent/CN107359122B/en
Publication of CN107359122A publication Critical patent/CN107359122A/en
Application granted granted Critical
Publication of CN107359122B publication Critical patent/CN107359122B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors

Abstract

The present invention relates to a kind of preparation method of Mn doping hetero-junctions spin fets, this method includes:Choose Sapphire Substrate;Ga is grown in sapphire substrate surface2O3Epitaxial layer;In Ga2O3Epitaxial layer injection Mn ions form source region and drain region;To Ga2O3Epitaxial layer carries out gluing, development, and Ohmic contact with source and drain electrode are made in source region and drain region surface;Using plasma enhanced CVD method in Ga2O3Epi-layer surface grows separation layer;In Ga2O3Epi-layer surface makes Schottky contacts gate electrode;The transistor prepared by the present invention, doping concentration and defect density in source and drain material can be changed by the dosage and annealing time for adjusting ion implanting, so as to optimize the spin polarizability of material at room temperature.

Description

Mn adulterates the preparation method of hetero-junctions spin fet
Technical field
The invention belongs to semiconductor applications, more particularly to a kind of preparation side of Mn doping hetero-junctions spin fet Method.
Background technology
It is well known that electronics has two important intrinsic attributes, i.e. electric charge and spin.Modern microelectronic technology only utilizes Spin properties of the electric charge attribute of electronics without considering electronics.The spin substitution electron charge of electronics is made in spintronics For information storage and the carrier of transmission.The spin state of electronics has a longer relaxation time, more difficult by impurity or defect Scattering is destroyed, and spin state is also controlled easily by the magnetic field outside regulation.
In recent years, the spin field effect pipe proposed based on two-dimensional electron gas, its theoretical and experimental study relate to electronics certainly Rotation transports and many-sided complicated factor influenceed such as material property, causes the concern and exploration of numerous researchers.Its basic structure Want for by the electrical type of electrooptic modulator spin field transistor more so-called than proposition.By the electron spin of source electrode input along x side To it can be expressed as the combination of positive and negative automatic rotary component in the z-direction, pass through the Rashba items in electron effective mass Hamilton The caused electron energy division for spinning up and spinning downward, produces phase of the electronics by FET in transport process Difference, in the electronic phase angle generation change that can be regarded as along the spin of positive negative z direction spinned in the x-direction that drain electrode receives, so that Carry out current regulation.And the Rashba coefficients Rs ashba coefficients η in Rashba items is directly proportional to the electric field of heterojunction boundary, therefore Can be by adding grid voltage come control electric current size.
But spinning electron is injected into semiconductor by general spin fet by ferromagnetic material, but due to iron Magnetic material such as Fe and semi-conducting material such as Sn band structure, which mismatches, causes the efficiency of spin injection there was only a few percent.
Therefore, how injection efficiency is improved, what is become in the research and application of spin fet device is particularly heavy Will.
The content of the invention
In order to solve the above-mentioned problems in the prior art, the invention provides a kind of Mn doping hetero-junctions spin traps effects Answer the preparation method of transistor.
An embodiment provides a kind of preparation method of Mn doping hetero-junctions spin fets, bag Include:
(a) Sapphire Substrate is chosen;
(b) grown using molecular beam epitaxy (Molecular Beam Epitaxy, MBE) technique in sapphire substrate surface Ga2O3Epitaxial layer;
(c) in Ga2O3Epitaxial layer injection Mn ions form source region and drain region;
(d) to Ga2O3Epitaxial layer carries out gluing, development, and Ohmic contact with source and drain electrode are made in source region and drain region surface;
(e) plasma enhanced CVD method (Plasma Enhanced Chemical Vapor are utilized Deposition, PECVD) in Ga2O3Epi-layer surface grows separation layer;
(f) in Ga2O3Epi-layer surface makes Schottky contacts gate electrode.
Further, in step (b), Ga is grown in sapphire substrate surface using technique for vacuum coating2O3Epitaxial layer, bag Include:
Temperature, RF source power 300W at 940 DEG C, pressure 1.5 × 10-5Under Torr, using technique for vacuum coating in indigo plant Jewel substrate surface growth thickness is 0.5 μm, n-type doping concentration is 1 × 1014-1×1016cm-3Ga2O3;Evaporation source material is High purity elemental metal Ga, mass fraction 99.99999%.
In one embodiment of the invention, step (c) includes:
(c1) in Ga2O3Epi-layer surface deposition thickness be 1 μm of Al as source region and the barrier layer in drain region, pass through photoetching The injection region in source region and drain region is formed with etching;
(c2) at a temperature of 500 DEG C, to Ga2O3Epitaxial layer four Mn ion implantings of progress, Implantation Energy 140keV, Formation depth is 0.5 μm, doping concentration is 1 × 1014-5×1015cm-2Source region and drain region;
In one embodiment of the invention, step (d) includes:
(d1) photoetching process is used, makes ohmic contact regions by lithography in source region and drain region, deposition thickness is 300nm metal Ti, source region and drain region metal level are formed by peeling off;
(d2) in 470 DEG C of argon gas atmosphere, carry out thermal annealing and form Ohmic contact with source and drain electrode in 1 minute.
In one embodiment of the invention, include before step (f):Using photoetching and plasma in separation layer table Face etches the grid region that width is 1 μm.
Further, the material in drain region is that n-type doping concentration is 1 × 1014-1×1016cm-3, thickness, which is 0.5 μm, to be had The Ga of defects2O3Material.
Further, separation layer is the thick SiO of 200nm2
Further, Schottky contacts gate electrode metal is Au, thickness 300nm.
Compared with prior art, the invention has the advantages that:
1) transistor prepared by the present invention, source and drain material can be changed by the dosage and annealing time for adjusting ion implanting Doping concentration and defect density in material, so as to optimize the spin polarizability of material at room temperature;
2) Mn adulterates the preparation method of hetero-junctions spin fet in the present invention, because raceway groove and source and drain use together A kind of material, epitaxial growth can be carried out directly on substrate, while source and drain is by the way of selection region ion implanting Mn ions Formed, there is the advantages of compatible with common process, preparation is simple, and skin effect is small, while spin injection can be improved and imitated with reception Rate;
3) ion implanting, the generation of secondary phase and interfacial state can be avoided, crystalline quality is more preferable, and its electrical properties is influenceed It is small.
Brief description of the drawings
Below in conjunction with accompanying drawing, the embodiment of the present invention is described in detail.
Fig. 1 adulterates hetero-junctions spin fet preparation method flow for a kind of Mn provided in an embodiment of the present invention Figure;
Fig. 2 a- Fig. 2 g adulterate hetero-junctions spin fet preparation technology for a kind of Mn provided in an embodiment of the present invention Schematic diagram;
Fig. 3 is that a kind of Mn of the embodiment of the present invention adulterates hetero-junctions spin fet structural representation.
Embodiment
Further detailed description is done to the present invention with reference to specific embodiment, but embodiments of the present invention are not limited to This.
Embodiment one
Fig. 1 is referred to, Fig. 1 adulterates hetero-junctions spin fet for a kind of Mn provided in an embodiment of the present invention and prepared Method flow diagram, preparation method are as follows:
(a) Sapphire Substrate is chosen;
(b) Ga is grown in sapphire substrate surface2O3Epitaxial layer;
(c) in Ga2O3Epitaxial layer injection Mn ions form source region and drain region;
(d) to Ga2O3Epitaxial layer carries out gluing, development, and Ohmic contact with source and drain electrode are made in source region and drain region surface;
(e) using plasma enhanced CVD method in Ga2O3Epi-layer surface grows separation layer;
(f) in Ga2O3Epi-layer surface makes Schottky contacts gate electrode.
Preferably, in step (b), Ga is grown in sapphire substrate surface using technique for vacuum coating2O3Epitaxial layer, including:
Temperature, RF source power 300W at 940 DEG C, pressure 1.5 × 10-5Under Torr, using technique for vacuum coating in indigo plant Jewel substrate surface growth thickness be 0.5 μm be lightly doped, n-type doping concentration is 1 × 1014-1×1016cm-3Ga2O3;Evaporation source Material is high purity elemental metal Ga, mass fraction 99.99999%.
Preferably, step (c) can include:
(c1) in Ga2O3Epi-layer surface deposition thickness be 1 μm of Al as source region and the barrier layer in drain region, pass through photoetching The injection region in source region and drain region is formed with etching;
(c2) at a temperature of 500 DEG C, to Ga2O3Epitaxial layer four Mn ion implantings of progress, Implantation Energy 140keV, Formation depth is 0.5 μm, doping concentration is 1 × 1014-5×1015cm-2Source region and drain region;
Further, step (d) can include:
(d1) photoetching process is used, makes ohmic contact regions by lithography in source region and drain region, deposition thickness is 300nm metal Ti, source region and drain region metal level are formed by peeling off;
(d2) in 470 DEG C of argon gas atmosphere, carry out thermal annealing and form Ohmic contact with source and drain electrode in 1 minute.
Preferably, include before step (f):It is 1 μ to etch width in insulation surface using photoetching and plasma M grid region.
The preparation method of Mn of the present invention doping hetero-junctions spin fet, because raceway groove and source and drain are using same Material, epitaxial growth can be carried out directly on substrate, while source and drain is formed by the way of selection region ion implanting Mn ions, With the advantages of compatible with common process, preparation is simple, and skin effect is small, while spin injection and receiving efficiency can be improved
Embodiment two
It refer to Fig. 2 a- Fig. 2 g, Fig. 2 a- Fig. 2 g and adulterate hetero-junctions spin traps effect for a kind of Mn provided in an embodiment of the present invention Transistor fabrication processes schematic diagram is answered, the preparation method comprises the following steps:
Step 1, as shown in Figure 2 a, Sapphire Substrate 001 is chosen, successively using acetone, absolute ethyl alcohol and deionized water pair Sapphire Substrate is cleaned by ultrasonic.
Step 2, as shown in Figure 2 b, it is 0.5 μm in sapphire substrate surface growth thickness using technique for vacuum coating gently to mix Miscellaneous Ga2O3Epitaxial layer 002, n-type doping concentration are 1 × 1014-1×1016cm-3;Evaporation source material is high purity elemental metal Ga, Mass fraction is 99.99999%, and growth temperature is 940 DEG C, RF source power 300W, and pressure is 1.5 × 10-5Torr;
Step 3, as shown in Figure 2 c, in Ga2O3Four Mn ion selectivities of epitaxial layer are injected to form source region 003 and drain region 004:Specifically, including:
Step 3.1, in Ga2O3The Al that deposit a layer thickness is 1 μm on epitaxial layer leads to as source region and the barrier layer in drain region Cross photoetching and etching forms the injection region in source region and drain region;
Step 3.2, to Ga at a temperature of 500 DEG C2O3Epitaxial layer carries out four Mn ion implantings, using 140keV note Enter energy, be injected into Ga2O3Epitaxial layer, depth is formed as 0.5 μm, doping concentration is 1 × 1014-5×1015cm-2Source region 003 With drain region 004;
Step 3.3, first acetone, methanol and isopropyl acetone wash 30min and remove carbon-based organic contamination.
Step 3.4, using 98%H2SO4:30%H2O2(3:1) mixed liquor cleans standard to Ga2O3Epi-layer surface is entered Row cleaning, the protection of C films is made after drying;Then ion-activated annealing 10min is carried out in 850 DEG C of argon atmospheres.
Step 4, as shown in Figure 2 d, specifically include:
Step 4.1, to whole Ga2O3Epitaxial layer carries out gluing, development, forms ohmic contact regions in source region and drain region, forms sediment Product 300nm Ti metals, form it into source region and drain region metal level by peeling off afterwards;
Step 4.2, in 470 DEG C of argon gas atmosphere, thermal annealing is carried out to whole transistor and forms Ohmic contact source within 1 minute Pole 005 and drain electrode 006;
Step 5, as shown in Figure 2 e, using pecvd process in Ga2O3Epi-layer surface deposition thickness is 200nm SiO2Every Absciss layer 007;As shown in figure 2f, the grid region 008 that width is 1 μm is gone out using photoetching and plasma etching;
Step 6, as shown in Figure 2 g, using the method for magnetron sputtering in Ga2O3Epi-layer surface splash-proofing sputtering metal 300nm metals Au is as Schottky contacts gate electrode 009, and then short annealing is handled in argon gas atmosphere.
Embodiment three
Fig. 3 is refer to, Fig. 3 adulterates hetero-junctions spin fet structure for a kind of Mn provided in an embodiment of the present invention Schematic diagram.The spin fet is made of the above-mentioned preparation method as shown in Fig. 2 a- Fig. 2 g.
Specifically, spin fet includes:Sapphire Substrate 301, Ga2O3Epitaxial layer 302, Ga2O3Source region 303, Ga2O3Drain region 304, source electrode 305, drain electrode 306, separation layer 307, Schottky contacts gate electrode 308.
Wherein, Ga2O3Drain region 304, Ga2O3Source region 303, Ga2O3Epitaxial layer 302 is located in Sapphire Substrate 301;Source electrode 305 are located at Ga2O3Source region 303, Schottky contacts gate electrode 308 are located at Ga2O3On epitaxial layer 302, drain electrode 306 is located at Ga2O3Leakage In area 304;Ga2O3Epitaxial layer 302 is located at source electrode 305 and Schottky contacts gate electrode 308, and Schottky contacts gate electrode 308 Between drain electrode 306.
Preferably, Ga2O3Source region 303 and Ga2O3Drain region 304 is by Ga2O3Epitaxial layer 302 by four Selective implantation Mn from Son is formed.
Preferably, Ga2O3Epitaxial layer 302 is that n-type doping concentration is 1 × 1014-1×1016cm-3, thickness is 0.5 μm of tool There is the Ga of defects2O3Material.
Preferably, separation layer 307 is the thick SiO of 200nm2
Preferably, Schottky contacts gate electrode metal is Au, thickness 300nm.
To sum up, specific case used herein Mn a kind of to the present invention adulterates the system of hetero-junctions spin fet The principle and embodiment of Preparation Method are set forth, and the explanation of above example is only intended to help the method for understanding the present invention Core concept;Meanwhile for those of ordinary skill in the art, according to the thought of the present invention, in embodiment and answer With there will be changes in scope, to sum up, this specification content should not be construed as limiting the invention, protection of the invention Scope should be defined by appended claim.

Claims (9)

  1. A kind of 1. preparation method of Mn doping hetero-junctions spin fet, it is characterised in that including:
    (a) Sapphire Substrate is chosen;
    (b) Ga is grown in the sapphire substrate surface2O3Epitaxial layer;
    (c) in the Ga2O3Epitaxial layer injection Mn ions form source region and drain region;
    (d) to the Ga2O3Epitaxial layer carries out gluing, development, and Ohmic contact with source is made in the source region and the drain region surface And drain electrode;
    (e) using plasma enhanced CVD method in the Ga2O3Epi-layer surface grows separation layer;
    (f) in the Ga2O3Epi-layer surface makes Schottky contacts gate electrode.
  2. 2. preparation method according to claim 1, it is characterised in that in the step (b), existed using technique for vacuum coating The sapphire substrate surface grows Ga2O3Epitaxial layer, including:
    Temperature, RF source power 300W at 940 DEG C, pressure 1.5 × 10-5Under Torr, using technique for vacuum coating in the indigo plant Jewel substrate surface growth thickness is 0.5 μm, n-type doping concentration is 1 × 1014-1×1016cm-3Ga2O3;Evaporation source material is High purity elemental metal Ga, mass fraction 99.99999%.
  3. 3. preparation method according to claim 1, it is characterised in that the step (c) includes:
    (c1) in the Ga2O3Epi-layer surface deposition thickness be 1 μm of Al as the source region and the barrier layer in the drain region, The injection region in the source region and the drain region is formed by photoetching and etching;
    (c2) at a temperature of 500 DEG C, to the Ga2O3Epitaxial layer four Mn ion implantings of progress, Implantation Energy 140keV, Formation depth is 0.5 μm, doping concentration is 1 × 1014-5×1015cm-2The source region and the drain region.
  4. 4. preparation method according to claim 1, it is characterised in that the step (d) includes:
    (d1) photoetching process is used, makes ohmic contact regions by lithography in the source region and the drain region, deposition thickness is 300nm's Metal Ti, the source region and the drain region metal level are formed by peeling off;
    (d2) in 470 DEG C of argon gas atmosphere, carry out thermal annealing and form the Ohmic contact with source and drain electrode in 1 minute.
  5. 5. preparation method according to claim 1, it is characterised in that include before step (f):Using photoetching and wait from Daughter etches the grid region that width is 1 μm in the insulation surface.
  6. 6. preparation method according to claim 1, it is characterised in that the material in the drain region be n-type doping concentration be 1 × 1014-1×1016cm-3, thickness is 0.5 μm of the Ga with defects2O3Material.
  7. 7. preparation method according to claim 1, it is characterised in that the separation layer is the thick SiO of 200nm2
  8. 8. preparation method according to claim 1, it is characterised in that the Schottky contacts gate electrode metal is Au, thick Spend for 300nm.
  9. 9. a kind of Mn adulterates hetero-junctions spin fet, it is characterised in that the spin fet is by right It is required that the method described in 1~8 any one prepares to be formed.
CN201710421218.8A 2017-06-07 2017-06-07 Preparation method of Mn-doped heterojunction spin field effect transistor Active CN107359122B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710421218.8A CN107359122B (en) 2017-06-07 2017-06-07 Preparation method of Mn-doped heterojunction spin field effect transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710421218.8A CN107359122B (en) 2017-06-07 2017-06-07 Preparation method of Mn-doped heterojunction spin field effect transistor

Publications (2)

Publication Number Publication Date
CN107359122A true CN107359122A (en) 2017-11-17
CN107359122B CN107359122B (en) 2020-09-08

Family

ID=60272284

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710421218.8A Active CN107359122B (en) 2017-06-07 2017-06-07 Preparation method of Mn-doped heterojunction spin field effect transistor

Country Status (1)

Country Link
CN (1) CN107359122B (en)

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060038242A1 (en) * 2004-08-20 2006-02-23 Sharp Laboratories Of America, Inc. Semiconductive metal oxide thin film ferroelectric memory transistor
CN103765593A (en) * 2011-09-08 2014-04-30 株式会社田村制作所 Ga2o3 semiconductor element
CN103782392A (en) * 2011-09-08 2014-05-07 株式会社田村制作所 Ga2O3 semiconductor element
CN103924298A (en) * 2014-04-15 2014-07-16 中国科学院金属研究所 Gallium oxide heterogeneous structure as well as growth method and special device thereof
CN104988579A (en) * 2015-07-08 2015-10-21 西安电子科技大学 Gallium oxide film based on sapphire substrate and growing method of gallium oxide film
CN105118851A (en) * 2015-07-08 2015-12-02 西安电子科技大学 Sapphire substrate-based multilayer gallium oxide thin film and growing method thereof
CN105261642A (en) * 2015-08-21 2016-01-20 西安电子科技大学 Heterojunction high electronic mobility spin field effect transistor and manufacturing method
CN105624782A (en) * 2015-12-31 2016-06-01 中国科学院半导体研究所 Preparation method of gallium oxide thin film
TW201620014A (en) * 2014-08-29 2016-06-01 Tamura Seisakusho Kk Semiconductor element and crystalline laminate structure
CN105655434A (en) * 2016-03-13 2016-06-08 金旺康 Ultraviolet detector based on gallium oxide nanowire array and preparation method thereof
CN105734498A (en) * 2016-04-13 2016-07-06 张权岳 Cobalt doped gallium oxide diluted magnetic semiconductor film and preparation method thereof
CN105845824A (en) * 2016-04-13 2016-08-10 浙江理工大学 Ga2o3/(Ga1-xFex)2o3 film with room temperature ferromagnetism and high ultraviolet light permeation function and the manufacturing method thereof
CN106409963A (en) * 2016-09-21 2017-02-15 浙江理工大学 Zn: Ga2O3 film-based MSM structure solar-blind ultraviolet photoelectric detector and preparation method thereof
CN106796889A (en) * 2014-08-29 2017-05-31 株式会社田村制作所 Semiconductor element and its manufacture method

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060038242A1 (en) * 2004-08-20 2006-02-23 Sharp Laboratories Of America, Inc. Semiconductive metal oxide thin film ferroelectric memory transistor
CN103765593A (en) * 2011-09-08 2014-04-30 株式会社田村制作所 Ga2o3 semiconductor element
CN103782392A (en) * 2011-09-08 2014-05-07 株式会社田村制作所 Ga2O3 semiconductor element
CN103924298A (en) * 2014-04-15 2014-07-16 中国科学院金属研究所 Gallium oxide heterogeneous structure as well as growth method and special device thereof
TW201620014A (en) * 2014-08-29 2016-06-01 Tamura Seisakusho Kk Semiconductor element and crystalline laminate structure
CN106796889A (en) * 2014-08-29 2017-05-31 株式会社田村制作所 Semiconductor element and its manufacture method
CN104988579A (en) * 2015-07-08 2015-10-21 西安电子科技大学 Gallium oxide film based on sapphire substrate and growing method of gallium oxide film
CN105118851A (en) * 2015-07-08 2015-12-02 西安电子科技大学 Sapphire substrate-based multilayer gallium oxide thin film and growing method thereof
CN105261642A (en) * 2015-08-21 2016-01-20 西安电子科技大学 Heterojunction high electronic mobility spin field effect transistor and manufacturing method
CN105624782A (en) * 2015-12-31 2016-06-01 中国科学院半导体研究所 Preparation method of gallium oxide thin film
CN105655434A (en) * 2016-03-13 2016-06-08 金旺康 Ultraviolet detector based on gallium oxide nanowire array and preparation method thereof
CN105734498A (en) * 2016-04-13 2016-07-06 张权岳 Cobalt doped gallium oxide diluted magnetic semiconductor film and preparation method thereof
CN105845824A (en) * 2016-04-13 2016-08-10 浙江理工大学 Ga2o3/(Ga1-xFex)2o3 film with room temperature ferromagnetism and high ultraviolet light permeation function and the manufacturing method thereof
CN106409963A (en) * 2016-09-21 2017-02-15 浙江理工大学 Zn: Ga2O3 film-based MSM structure solar-blind ultraviolet photoelectric detector and preparation method thereof

Also Published As

Publication number Publication date
CN107359122B (en) 2020-09-08

Similar Documents

Publication Publication Date Title
US20220209000A1 (en) High-threshold-voltage normally-off high-electron-mobility transistor and preparation method therefor
CN105261642B (en) Hetero-junctions high electron mobility spin fet and manufacturing method
CN106796889A (en) Semiconductor element and its manufacture method
CN107393956A (en) Enhancement type high electron mobility transistor and preparation method comprising p-type superlattices
CN104992974A (en) Diamond-base double-layer insulated gate dielectric field effect transistor and a preparation method thereof
CN112133761B (en) Transverse junction barrier Schottky diode based on GaN and preparation method thereof
CN106711207B (en) SiC junction type gate bipolar transistor with longitudinal channel and preparation method thereof
CN106549038A (en) A kind of gallium nitride heterojunction HEMT of vertical stratification
CN106876256A (en) SiC double flute UMOSFET devices and preparation method thereof
CN103928345B (en) Ion implanting forms the UMOSFET preparation method of N-type heavy doping drift layer table top
CN210092091U (en) Auxiliary doping realization normally-off GaN HEMT device
CN107359127B (en) Fe-doped spin field effect transistor of sapphire substrate and manufacturing method thereof
Gong et al. Monocrystalline Si/$\beta $-Ga $ _2 $ O $ _3 $ pn heterojunction diodes fabricated via grafting
CN105304705B (en) Hetero-junctions high electron mobility spin fet and manufacturing method
CN107359122A (en) Mn adulterates the preparation method of hetero-junctions spin fet
CN107369707B (en) Heterojunction spin field effect transistor based on 4H-SiC substrate and manufacturing method thereof
CN107425059B (en) Cr-doped heterojunction spin field effect transistor and preparation method thereof
CN107527949B (en) Heterojunction spin field effect transistor based on Cr-doped 4H-SiC substrate and preparation method thereof
CN105261641A (en) Heterojunction high-electronic-mobility spin field effect transistor and fabrication method thereof
CN114496788A (en) P-type channel gallium nitride transistor and preparation method thereof
CN103928346B (en) It is epitaxially-formed the UMOSFET device preparation method of N-type heavy doping drift layer table top
Hirai et al. Glow discharge polycrystalline silicon thin‐film transistors
US9985159B2 (en) Passivated contact formation using ion implantation
CN107658337B (en) High electron mobility spin field effect transistor and preparation method thereof
KR101375685B1 (en) Nitride semiconductor and fabricating method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant