CN107104670A - Many board synchronous collection methods of base when triggering PLL based on pulse - Google Patents
Many board synchronous collection methods of base when triggering PLL based on pulse Download PDFInfo
- Publication number
- CN107104670A CN107104670A CN201710165654.3A CN201710165654A CN107104670A CN 107104670 A CN107104670 A CN 107104670A CN 201710165654 A CN201710165654 A CN 201710165654A CN 107104670 A CN107104670 A CN 107104670A
- Authority
- CN
- China
- Prior art keywords
- synchronous
- pulse
- triggering
- board
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
- H03M1/123—Simultaneous, i.e. using one converter per channel but with common control or reference circuits for multiple converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/1245—Details of sampling arrangements or methods
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention discloses many board synchronous collection methods of base when triggering PLL based on pulse, it is that system clock and pulse synchronous triggering signal are trigger signal to realize that many board synchronous high-speeds are gathered to use outside low-speed reference clock.The present invention has abandoned the transmission of High Speed Analog clock signal between traditional many boards, only need to its exterior and the purpose that synchronous high-speed collection can be achieved in low-speed reference clock and synchronous triggering signal is provided, the output clock frequency that system module in board manages circuit by base during control signal line traffic control PLL and synchronous trigger pulse can meet low frequency acquisition system to the utilization of high frequency acquisition system, pulse synchronous triggering signal triggering collection module and the synchronous internal clocking of system module is coordinated to ensure the synchronized relation of system, save the work of later stage algorithm, with very strong adaptability.
Description
Technical field
The present invention relates to synchronous technical field, many plates of base when more particularly to triggering PLL based on pulse
Card synchronous collection method.
Background technology
In traditional many board synchronization systems, synchronous implementation generally uses following two methods:One is by many
Board directly realizes that many boards are synchronous by the outside homologous sampling clock of high speed and synchronous control signal for providing multichannel distribution;Two
It is to be based on many board synchronization scenarios of master slave relation.But traditional synchronization system is directed to high frequency sampling, particularly upper Gigahertz
Sampling system, be by management circuit according to outside high-frequency clock export sampling clock, synchronous triggering signal and system it is homologous
System work clock, sampling clock and synchronous triggering signal are then assigned to by each collection plate by clock and signal SIP dispatcher
Sampling clock is being assigned to each acquisition module for the sampling clock that system works by card, each analog input card, is assigned to each collection
The sampling clock of module to ensure with the homologous same phase of external sampling clock, to ensure the synchronization of sampling instant, system module passes through
Receive synchronous triggering signal to control synchronous extraction data, to ensure the synchronism of numerical portion data.In order to ensure high frequency
Clock signal reaches the clock phase, power and identical in quality, the choosing to the design of board, radio frequency connector and cable of each board
The requirement taken is high, therefore, and the high-frequency clock of board input, the synchronism of synchronous control signal are the important of influence synchronous acquisition
Factor.Traditional implementation synchronization accuracy and sampling performance are relatively low, and the later stage needs to correct by algorithm, and adaptability is not strong.
The content of the invention
It is an object of the invention to provide a kind of base when triggering PLL based on pulse for improving board synchronous acquisition performance
Many board synchronous collection methods.
The purpose of the present invention is achieved through the following technical solutions:
Many board synchronous collection methods of base when triggering PLL based on pulse, base and synchronous are touched when PLL is provided with inside board
Pulse management circuit, Acquisition Circuit and system module are sent out, it is that system clock and pulse are synchronous to use outside low-speed reference clock
Trigger signal is trigger signal to realize that many board synchronous high-speeds are gathered.
Further, the low-speed reference clock by the clock distribution circuit or power splitter of a low speed by low-speed reference
Base and synchronous trigger pulse management circuit output multi-channel synchronous are adopted during the PLL that the signal of clock is distributed in each board, board
Sample clock, start pulse signal and homologous system work clock.
Further, the pulse synchronous triggering signal is used to ensure each board synchronously sampled data.
The present invention has abandoned the transmission of High Speed Analog clock signal between traditional many boards, it is only necessary to which its exterior provides low
Fast reference clock and synchronous triggering signal are that the system module in the purpose that synchronous high-speed collection can be achieved, board is believed by controlling
The output clock frequency of base and synchronous trigger pulse management circuit can meet low frequency acquisition system to high frequency during number line traffic control PLL
The utilization of acquisition system, coordinates pulse synchronous triggering signal triggering collection module and the synchronous internal clocking of system module to ensure
The synchronized relation of system, saves the work of later stage algorithm, with very strong adaptability.
Brief description of the drawings
Fig. 1 is work block diagram of the invention.
Fig. 2 is the connection diagram inside board.
Embodiment
Embodiment
As shown in figure 1, the present invention use, outside low-speed reference clock is system clock and pulse synchronous triggering signal is
Trigger signal is to realize that many board synchronous high-speeds are gathered.The clock distribution circuit or simple that low-speed reference clock passes through a low speed
Power splitter the signal of low-speed reference clock is distributed to each board, as shown in Fig. 2 base and synchronization when PLL is provided with inside board
Base and synchronous trigger pulse management circuit output when trigger pulse manages the PLL in circuit, Acquisition Circuit and system module, board
Multi-channel synchronal sampling clock, start pulse signal and homologous system work clock;Pulse synchronous triggering signal is used to protect
Demonstrate,prove each board synchronously sampled data.
During work:Base and lock-out pulse management circuit are exported according to the low-speed reference clock of input during PLL inside board
System module in the homologous system work clock of multi-channel high-speed sampling clock, start pulse signal and board, board according to
Pulse synchronous triggering signal by control signal wire to PLL when base and synchronous trigger pulse management circuit output clock frequency
Rate is configured, so as to meet the use of different system.
Described above is only the preferred embodiment of the present invention, but protection scope of the present invention is not limited thereto, any
The transformation and replacement carried out based on technical scheme provided by the present invention and inventive concept should all cover the protection model in the present invention
In enclosing.
Claims (3)
1. base and synchronous triggering when being provided with PLL when triggering PLL based on pulse inside many board synchronous collection methods of base, board
Pulse management circuit, Acquisition Circuit and system module, it is characterised in that:Outside low-speed reference clock is used for system clock and list
Impulsive synchronization trigger signal is trigger signal to realize that many board synchronous high-speeds are gathered.
2. many board synchronous collection methods of base during the triggering PLL according to claim 1 based on pulse, its feature exists
In:The low-speed reference clock is distributed the signal of low-speed reference clock by the clock distribution circuit or power splitter of a low speed
To each board, base and synchronous trigger pulse management circuit output multi-channel synchronal sampling clock, trigger pulse during PLL in board
Signal and homologous system work clock.
3. many board synchronous collection methods of base during the triggering PLL according to claim 1 based on pulse, its feature exists
In:The pulse synchronous triggering signal is used to ensure each board synchronously sampled data.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710165654.3A CN107104670A (en) | 2017-03-20 | 2017-03-20 | Many board synchronous collection methods of base when triggering PLL based on pulse |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710165654.3A CN107104670A (en) | 2017-03-20 | 2017-03-20 | Many board synchronous collection methods of base when triggering PLL based on pulse |
Publications (1)
Publication Number | Publication Date |
---|---|
CN107104670A true CN107104670A (en) | 2017-08-29 |
Family
ID=59675677
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710165654.3A Pending CN107104670A (en) | 2017-03-20 | 2017-03-20 | Many board synchronous collection methods of base when triggering PLL based on pulse |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN107104670A (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109088635A (en) * | 2018-07-24 | 2018-12-25 | 北京航天控制仪器研究所 | A kind of multichannel clock synchronous |
CN109857042A (en) * | 2019-03-29 | 2019-06-07 | 中国工程物理研究院化工材料研究所 | A kind of hot Combined Loading device data synchronous control system of power |
CN112311458A (en) * | 2019-08-02 | 2021-02-02 | 杭州海康威视数字技术股份有限公司 | Signal transmission method, device, equipment and system |
CN112994817A (en) * | 2019-12-02 | 2021-06-18 | 普源精电科技股份有限公司 | System, method and calibration method for realizing synchronization of multiple signal sources based on synchronizer |
CN114564073A (en) * | 2022-02-24 | 2022-05-31 | 山东浪潮科学研究院有限公司 | Method for synchronizing trigger signals between boards of quantum measurement and control system |
CN114924614A (en) * | 2022-05-16 | 2022-08-19 | 山东浪潮科学研究院有限公司 | Multi-board output signal synchronization method and device |
WO2023093670A1 (en) * | 2021-11-26 | 2023-06-01 | 合肥本源量子计算科技有限责任公司 | Clock synchronization device and method, quantum measurement and control system, and quantum computer |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104156036A (en) * | 2014-07-08 | 2014-11-19 | 北京中科泛华测控技术有限公司 | Multi-board-card synchronous interconnecting method, master board card and slave board cards |
CN106027192A (en) * | 2016-06-27 | 2016-10-12 | 哈尔滨明快机电科技有限公司 | Device for synchronously collecting parallel data |
-
2017
- 2017-03-20 CN CN201710165654.3A patent/CN107104670A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104156036A (en) * | 2014-07-08 | 2014-11-19 | 北京中科泛华测控技术有限公司 | Multi-board-card synchronous interconnecting method, master board card and slave board cards |
CN106027192A (en) * | 2016-06-27 | 2016-10-12 | 哈尔滨明快机电科技有限公司 | Device for synchronously collecting parallel data |
Non-Patent Citations (1)
Title |
---|
林旭: "基于DSP的VXI同步数据采集模块研究", 《中国优秀博硕士学位论文全文数据库 (硕士) 信息科技辑》 * |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109088635A (en) * | 2018-07-24 | 2018-12-25 | 北京航天控制仪器研究所 | A kind of multichannel clock synchronous |
CN109857042A (en) * | 2019-03-29 | 2019-06-07 | 中国工程物理研究院化工材料研究所 | A kind of hot Combined Loading device data synchronous control system of power |
CN112311458A (en) * | 2019-08-02 | 2021-02-02 | 杭州海康威视数字技术股份有限公司 | Signal transmission method, device, equipment and system |
CN112311458B (en) * | 2019-08-02 | 2022-03-08 | 杭州海康威视数字技术股份有限公司 | Signal transmission method, device, equipment and system |
CN112994817A (en) * | 2019-12-02 | 2021-06-18 | 普源精电科技股份有限公司 | System, method and calibration method for realizing synchronization of multiple signal sources based on synchronizer |
CN112994817B (en) * | 2019-12-02 | 2022-07-26 | 普源精电科技股份有限公司 | System, method and calibration method for realizing synchronization of multiple signal sources based on synchronizer |
WO2023093670A1 (en) * | 2021-11-26 | 2023-06-01 | 合肥本源量子计算科技有限责任公司 | Clock synchronization device and method, quantum measurement and control system, and quantum computer |
CN114564073A (en) * | 2022-02-24 | 2022-05-31 | 山东浪潮科学研究院有限公司 | Method for synchronizing trigger signals between boards of quantum measurement and control system |
CN114564073B (en) * | 2022-02-24 | 2023-05-16 | 山东浪潮科学研究院有限公司 | Method for synchronizing trigger signals between boards of quantum measurement and control system |
CN114924614A (en) * | 2022-05-16 | 2022-08-19 | 山东浪潮科学研究院有限公司 | Multi-board output signal synchronization method and device |
CN114924614B (en) * | 2022-05-16 | 2023-06-20 | 山东浪潮科学研究院有限公司 | Multi-board output signal synchronization method and device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107104670A (en) | Many board synchronous collection methods of base when triggering PLL based on pulse | |
CN106374927A (en) | Multi-channel high-speed AD system based on FPGA and PowerPC | |
CN103763085B (en) | Method and device for high-speed acquisition and combination of multi-path data | |
CN106200814A (en) | RJ45 type eight serial server | |
CN204145280U (en) | The multiple stage synchronous circuit of switching regulator power of alterating and direct current supply | |
CN103902482A (en) | Two GHz bandwidth digital radio frequency memorizer and storage method | |
CN203455835U (en) | Bus triggering backplate applied to PXI (PCI extension for instrumentation) test platform | |
US10488448B2 (en) | Bi-directional electric energy meter | |
CN112597097A (en) | ADC data acquisition card of PXIE interface, application method and medium thereof | |
CN101847135B (en) | Series-connected communication system and communication method thereof | |
CN105515610A (en) | Digital receiver module, signal processing method thereof, and radio frequency card wiring method | |
CN103713240A (en) | High-precision wireless cable partial discharge detector | |
CN103545927A (en) | Multifunctional transformer substation automatic control system based on digitization sampling | |
CN204086871U (en) | A kind of multiple signals synchronous sampling control circuit based on FPGA | |
CN205647467U (en) | Nanosecond level digit synchronization machine based on high -speed serial bus of FPGA | |
CN202145308U (en) | Multi-master module management interface module of severe-environment-resistant computer | |
CN202916390U (en) | High-precision wireless detector for cable partial discharge | |
CN205067546U (en) | Arbitrary high -speed wave form generating device based on FPGA | |
CN202583796U (en) | Hot-pluggable multichannel analogue output module | |
CN202394060U (en) | Merging unit hardware core board based on PowerPC system | |
CN207924660U (en) | A kind of cascade synchronous based on FPGA | |
CN203942321U (en) | A kind of outdoor electric automobile charging pile coordinate synchronization device | |
CN103616563B (en) | A kind of open type spectrometer receiving channel extension system | |
CN103487721A (en) | Traveling wave distance measuring system based on electronic transformer | |
CN207780567U (en) | A kind of novel 16 Channel Synchronous data collecting system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170829 |