CN107102667A - Low pressure difference linear voltage regulator - Google Patents
Low pressure difference linear voltage regulator Download PDFInfo
- Publication number
- CN107102667A CN107102667A CN201610098813.8A CN201610098813A CN107102667A CN 107102667 A CN107102667 A CN 107102667A CN 201610098813 A CN201610098813 A CN 201610098813A CN 107102667 A CN107102667 A CN 107102667A
- Authority
- CN
- China
- Prior art keywords
- voltage
- output
- low pressure
- pressure difference
- error amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
Abstract
The invention discloses a kind of low pressure difference linear voltage regulator, including:Bleeder circuit, for producing feedback voltage according to the output voltage of the low pressure difference linear voltage regulator;Error amplifier, for the feedback voltage to be compared with the first reference voltage, and according to comparative result from the output end outputting drive voltage of the error amplifier;Output transistor, including the first end of the output end of the error amplifier is coupled to, and be coupled to the bleeder circuit and export the second end of the output voltage;And differential circuit, the feedback voltage and the second reference voltage are received, and first reference voltage is exported to the error amplifier in its output end.The low pressure difference linear voltage regulator that the present invention is provided has faster response speed, can quickly suppress the change of the output voltage of low pressure difference linear voltage regulator, with keep low pressure difference linear voltage regulator output voltage it is steady.
Description
Technical field
The present invention relates to technical field of power management, more particularly to a kind of low pressure difference linear voltage regulator
(Low Dropout Regulator,LDO)。
Background technology
Low pressure difference linear voltage regulator has low cost, output voltage stabilization, output ripple and low, low noise
Sound and the advantages of without electromagnetic interference, therefore it is widely used in communication equipment, automobile electronics
In medical instruments and equipment.
Fig. 1 is the schematic diagram of traditional low dropout linear regulator structure.As shown in figure 1, traditional
Low pressure difference linear voltage regulator include error amplifier EA1, bleeder circuit, output transistor T.
System is by bleeder circuit (including resistor R2 and R3) to output voltage VOPartial pressure is carried out to adopt
Sample generates feedback voltage VFB.An error amplifier EA1 input receives the feedback voltage VFB,
Another input receives reference voltage VREF, error amplifier EA1 output end connection output crystal
Pipe T grid.Error amplifier EA1 is by feedback voltage VFBWith reference voltage VREFAfter being compared,
It is used for the grid for driving output transistor T after its difference is amplified.
When causing output voltage V due to loading condition or other conditionsOWhen changing, error is put
Big device EA1 output voltage can also change therewith, and then control output transistor T conducting degree,
So that output voltage VO' keep constant.
However, when external condition change causes output voltage VODuring change, to the response speed of change
Degree is the important indicator for investigating low pressure difference linear voltage regulator performance.For example, occurring in load current anxious
During drastic change, output voltage VOAlso can drastically it change, this change is fed back to by divider resistance
Error amplifier EA1 input, and error amplifier EA1 response needs the regular hour,
Prevent output transistor T grid influences defeated from the drastically change of response output voltage quickly
Go out the stability of voltage and the response characteristic of low pressure difference linear voltage regulator.
The content of the invention
In view of this, the present invention provides a kind of low pressure difference linear voltage regulator, with faster response speed
Degree, can quickly suppress the change of the output voltage of low pressure difference linear voltage regulator.
Based on embodiments of the present invention, the present invention provides a kind of low pressure difference linear voltage regulator, including:
Bleeder circuit, for producing feedback voltage according to the output voltage of the low pressure difference linear voltage regulator;
Error amplifier, for the feedback voltage to be compared with the first reference voltage, and according to than
Compared with result from the output end outputting drive voltage of the error amplifier;Output transistor, including coupling
The first end of the output end of the error amplifier is connected to, and is coupled to the bleeder circuit and defeated
Go out the second end of the output voltage;And differential circuit, receive the feedback voltage and the second ginseng
Voltage is examined, and first reference voltage is exported to the error amplifier in its output end.
The low pressure difference linear voltage regulator that the present invention is provided has faster response speed, can quickly press down
The change of the output voltage of low pressure difference linear voltage regulator processed, to keep the defeated of low pressure difference linear voltage regulator
Go out the steady of voltage.
Brief description of the drawings
Fig. 1 is for the schematic diagram of traditional low dropout linear regulator structure;
Fig. 2 is the structural representation of the low pressure difference linear voltage regulator in an embodiment of the present invention;
Fig. 3 changes over time for the output current of output transistor, in the prior art low pressure difference linearity
The output voltage of voltage-stablizer, the first reference voltage of error amplifier and the electricity for driving output transistor
Pressure is changed over time with the time, differential circuit and output crystal in low pressure difference linear voltage regulator of the present invention
Output voltage, the first reference voltage of error amplifier and driving output transistor when pipe is connected
The schematic diagram that voltage is changed over time.
Embodiment
The invention discloses a kind of low pressure difference linear voltage regulator, as shown in Fig. 2 Fig. 2 is the present invention
The structural representation of low pressure difference linear voltage regulator in one embodiment.The low pressure difference linear voltage regulator
Including bleeder circuit 10, error amplifier EA1, output transistor T and differential circuit 11.
Bleeder circuit 10 is according to the output voltage V of low pressure difference linear voltage regulatorOProduce feedback voltage
VFB.Specifically, bleeder circuit 10 includes second resistance device R2 and 3rd resistor device R3, second
Resistor R2 first end is connected with output transistor T the second end, and the of second resistance device R2
Two ends are connected with 3rd resistor device R3 first end, 3rd resistor device R3 the second end ground connection
GND.In the present embodiment, by second resistance device R2 the second end and 3rd resistor device R3
First end exports feedback voltage VFB, i.e. feedback voltage V is used as using 3rd resistor device R3 voltageFB。
Set it should be understood that second resistance device R2 and 3rd resistor device R3 resistance value are specific according to actual needs
Put.
Error amplifier EA1 includes first input end and the second input, and feedback voltage is received respectively
VFBWith the first reference voltage VREF1, by feedback voltage VFBWith the first reference voltage VREF1It is compared,
And the output end according to comparative result in error amplifier EA1 generates voltage VEA1, and it is buffered
The driving voltage Vg for driving transistor T is formed after device BF bufferings.Specifically, implement herein
In mode, error amplifier EA1 normal phase input end receives the first reference voltage VREF1, error puts
Big device EA1 inverting input is coupled to second resistance device R2 the second end and 3rd resistor device R3
First end between, to receive feedback voltage VFB.Error amplifier EA1 compares feedback voltage VFB
With the first reference voltage VREF1, and electricity will be driven through buffer Buffer output after the difference amplification of the two
Vg is pressed, for driving output transistor T.
Output transistor T first end is coupled with error amplifier EA1 output end, exports crystal
Pipe T the second end coupling bleeder circuit 10 simultaneously exports output voltage VO, i.e. output transistor T
The second end be used as the output end of low pressure difference linear voltage regulator, output transistor T the 3rd end conduct
The input of low pressure difference linear voltage regulator, receives input voltage vin.
In the present embodiment, output transistor T can be N-type metal-oxide-semiconductor, output transistor T
First end be N-type metal-oxide-semiconductor grid, output transistor T the second end is N-type MOS
The source electrode of pipe, output transistor T the 3rd end is the drain electrode of N-type metal-oxide-semiconductor.
It should be understood that in other embodiments, output transistor T can be NPN type triode,
Output transistor T first end is the base stage of NPN type triode, the second of output transistor T
The emitter stage for NPN type triode is held, output transistor T the 3rd end is NPN type triode
Colelctor electrode.
In some embodiments, in the low pressure difference linear voltage regulator shown in Fig. 2, error amplification
Device EA1 output end can with it is obstructed cross buffer BF and directly with output transistor T first
End connection, the i.e. voltage of error amplifier EA1 output end are directly driving output transistor T
Driving voltage Vg.
Differential circuit 11 is connected with bleeder circuit 10 and error amplifier EA1 respectively, for receiving
Feedback voltage VFBWith the second reference voltage VREF2, and the output voltage exported by output end is used as
One reference voltage VREF1.Wherein, differential circuit 11 include error amplifier EA2 (amplifier),
First capacitor C1 and first resistor device R1.Error amplifier EA2 positive input receives the
Two reference voltage VREF2, error amplifier EA2 the first capacitor C1's of reverse input end coupling
Second end, error amplifier EA2 output end as differential circuit 11 output end and and error
Amplifier EA1 positive input connection, the first capacitor C1 first end is used as differential circuit
11 input and be coupled to second resistance device R2 the second end and 3rd resistor device R3 first
Between end, to receive feedback voltage VFB, first resistor device R1 is coupled in error amplifier EA2
Reverse input end and output end between.
In addition, in some embodiments, can also have in the output end of low pressure difference linear voltage regulator
There is the second capacitor C2, the second capacitor C2 one end connection output transistor T the second end,
The other end is grounded GND.Second capacitor C2 is that important electric charge stores and provided device, can be had
Effect reduces because output voltage falls and overshooted when load current drastically changes.
In the present embodiment, feedback voltage VFBWith output voltage VOIt is linear ratio relation, tool
Body is shown below:
VFB=VO*R3/(R2+R3) (1)
Driving voltage Vg variation delta Vg and the first reference voltage VREF1And feedback voltage VFB
Difference be linear ratio relation, shown in formula specific as follows:
Δ Vg=a* [VREF1-VFB] (2)
Wherein, a is error amplifier EA1 multiplication factor, [VREF1-VFB] represent first
Reference voltage VREF1With feedback voltage VFBDifference.
Relation between output voltage and input voltage that differential circuit 11 is exported is formula specific as follows
It is shown:
Wherein, the v in above-mentioned formulai(t) input voltage of differential circuit is represented, in this embodiment
In, i.e. feedback voltage VFB。vo(t) voltage of the output end of differential circuit is represented, in this embodiment
In, i.e. the first reference voltage VREF1.R is first resistor device R1 resistance value, and C is the first electric capacity
Device C1 capacitance.
Therefore, the differential relationship in formula (3), the output voltage that differential circuit 11 is exported
(output voltage is used as the first reference voltage V in fig. 2REF1) changed in its input voltage
When change immediately, i.e. change of the output voltage of differential circuit 11 to its input voltage is very quick
Sense.
Further, feedback voltage VFBDuring change, due to feedback voltage VFBCouple differential circuit 11
Reverse input end, the first reference voltage VREF1Change and feedback voltage VFBChange it is opposite.It is right
Error amplifier EA1, due to the first reference voltage VREF1And feedback voltage VFBPut respectively as error
Big device EA1 two inputs, thus, with the first reference voltage V in the prior artREF1For fixed value
Situation compare, according to formula (2), present embodiment enhances error amplifier EA1 output
The change of voltage, even if driving voltage Vg change becomes apparent, thus is enhanced to input electricity
Press VOCompensating action, so as to suppress output voltage V fasterOChange, maintain output voltage
VOStabilization.
The operation principle of the low pressure difference linear voltage regulator is illustrated with reference to Fig. 2 and Fig. 3.
When Fig. 3 changes over time for the output current Io of output transistor, prior art (is for example schemed
Low pressure difference linear voltage regulator shown in 1) the output voltage Vo ' of mesolow difference linear constant voltage regulator, error
First reference voltage V of amplifierREF1' and driving output transistor T voltage Vg ' anaplasias at any time
Change, and mesolow difference linear constant voltage regulator of the present invention output voltage Vo, the first of error amplifier
Reference voltage VREF1And the schematic diagram that driving output transistor T voltage Vg is changed over time.
Specifically, before time t 1, output voltage VOIn stable state, error amplifier
The feedback voltage V that EA1 two inputs are received respectivelyFBWith the first reference voltage VREF1It is equal, this
When, what it was exported is used to drive output transistor T driving voltage Vg to be depending on load current
(i.e. output current) Io Initial fixed values Vinitial.In low pressure difference linear voltage regulator connection
Load determine in the case of, Initial fixed values VinitialFor determination value.Become in load RL
Change and cause output voltage VOWhen changing, via the driving formed after error amplifier EA1
Voltage Vg is its initial fixed voltage VinitialPlus its variation delta Vg.Likewise, output electricity
Press VODuring in stable state, the feedback voltage V that differential circuit 11 is receivedFBWith second with reference to electricity
Press VREF2It is equal, the first reference voltage V of its output endREF1Also with feedback voltage VFBWith the second reference
Voltage VREF2It is equal.Now, output transistor T driving voltage Vg changing value Δ Vg is 0.
Since time t1, output transistor T output current Io is gradually reduced, output voltage
VOBegun to ramp up by stable state, feedback voltage VFBAlso proportionally rise.In present embodiment
In, because the reverse input end of error amplifier EA2 in differential circuit 11 receives feedback voltage VFB,
Therefore the first reference voltage V of the output end of differential circuit 11REF1It is rapid to decline.To error amplifier
For EA1, the first reference voltage V of its positive inputREF1It is rapid to decline, and it is reversely inputted
The feedback voltage V at endFBRise, the driving voltage Vg produced according to error amplifier variable quantity
Δ Vg and the first reference voltage VREF1And feedback voltage VFBRelation (that is, formula (2)), thus,
Driving voltage Vg is with violent decline by a larger margin, as shown in Figure 3.And in the prior art,
The first reference voltage V that error amplifier EA1 is receivedREF1For with feedback voltage VFBEqual consolidates
Definite value, during output voltage Vo rises, the first reference electricity of error amplifier input terminal
Press VREF1Keep steady state value, only feedback voltage VFBRise, thus driving voltage Vg ' fall off rates
Less than the driving voltage Vg in present embodiment.
Due to output transistor T in the present embodiment driving voltage Vg with faster speed more
Significantly decline, thus driving voltage Vg causes output transistor T conducting degree to diminish rapidly
Even end, thus the output voltage Vo in the present invention with not including differential circuit in the prior art
When output voltage Vo ' compare, risen with slower speed, i.e., it is of the invention in output voltage Vo
Change receive more obvious suppression.
To time t2, output voltage VOValue reach start after maximum voltage value to stable state return
Fall, from figure 3, it can be seen that during time t1 to t2, amplifying in differential circuit 11 and error
Under device EA1 collective effect, the output voltage Vo ratios in present embodiment are exported in the prior art
Voltage Vo ' is with slower speed and rises to its peak earlier, starts afterwards to stable
State falls after rise.And in the prior art, until time t3, output voltage Vo ' just can rise to it most
High level, just starts to fall after rise to stable state afterwards, and the peak that output voltage Vo ' rises is also high
The peak risen in output voltage Vo.Obviously, in present embodiment output voltage Vo change
Receive and become apparent from suppression faster.
To time t4, output voltage Vo recovers to stable state, compared with prior art in need
Time t5 output voltage Vo ' just recovers to stable state, and output voltage Vo of the invention can be more
Plus stable state is rapidly restored to, greatly reduce the response time of circuit.
Since time t6, output transistor T output current Io is gradually increasing, output voltage
VOBegun to decline by stable state, feedback voltage VFBAlso proportionally decline.In present embodiment
In, because the reverse input end of error amplifier EA2 in differential circuit 11 receives feedback voltage VFB,
Therefore the first reference voltage V of the output end of differential circuit 11REF1It is rapid to rise.To error amplifier
For EA1, the first reference voltage V of its positive inputREF1It is rapid to rise, and it is reversely inputted
The feedback voltage V at endFBDecline, according to the change via the driving voltage Vg formed after error amplifier
Change amount Δ Vg and the first reference voltage VREF1And feedback voltage VFBRelation (that is, formula (2)),
Thus, driving voltage Vg is with being ramping up by a larger margin, as shown in Figure 3.And in existing skill
In art, the first reference voltage V that error amplifier EA1 is receivedREF1For with feedback voltage VFBPhase
Deng fixed value, output voltage Vo rise during, the first of error amplifier input terminal
Reference voltage VREF1Keep steady state value, only feedback voltage VFBDecline, thus on driving voltage Vg '
Raising speed rate is less than the driving voltage Vg in present embodiment.
Due to output transistor T in the present embodiment driving voltage Vg with faster speed more
Significantly rise, thus driving voltage Vg make it that output transistor T conducting degree becomes rapidly big,
So that the electric current increase at output transistor T the second end, so as to greatly draw high upwards
The output voltage V being gradually reducedO, limitation output voltage VOFurther decline.In the present invention
Compared with output voltage Vo ' of output voltage Vo when not including differential circuit in the prior art, with more
Slow speed declines, i.e., output voltage Vo change receives more obvious suppression in the present invention.
To time t7, output voltage VOValue reach start after minimum amount of voltage that to stable state return
Rise, from figure 3, it can be seen that during time t6 to t7, amplifying in differential circuit 11 and error
Under device EA1 collective effect, output voltage Vo in present embodiment compared with prior art in it is defeated
Go out voltage Vo ' with slower speed and drop to its minimum earlier, start afterwards to steady
Determine state rise.And in the prior art, until time t8, output voltage Vo ' can just drop to it
Minimum, just starts to go up to stable state afterwards, and the minimum that output voltage Vo ' declines
The minimum declined less than output voltage Vo.Obviously, in present embodiment output voltage Vo change
Change, which is received, becomes apparent from suppression faster.
To time t9, output voltage Vo recovers to stable state, compared with prior art in need
Time t10 output voltage Vo ' just recovers to stable state, and output voltage Vo of the invention can be more
Plus stable state is rapidly restored to, greatly reduce the response time of circuit.
Therefore, the present invention increases differential circuit before error amplifier so that error amplifier
Reference voltage changes on the contrary with feedback voltage, so as to enhance output transistor T driving voltage
Change, therefore change that can be faster to output voltage responds, and quickly suppresses low voltage difference
The change of the output voltage of linear voltage regulator, can effectively keep the output of low pressure difference linear voltage regulator
Voltage it is steady.
Embodiments of the invention are these are only, are not intended to limit the scope of the invention, it is every
The equivalent structure or equivalent flow conversion made using description of the invention and accompanying drawing content, or directly
Or other related technical fields are used in indirectly, similarly it is included in the patent protection model of the present invention
In enclosing.
Claims (8)
1. a kind of low pressure difference linear voltage regulator, it is characterised in that including:
Bleeder circuit, for producing feedback electricity according to the output voltage of the low pressure difference linear voltage regulator
Pressure;
Error amplifier, for the feedback voltage to be compared with the first reference voltage, and root
According to comparative result from the output end outputting drive voltage of the error amplifier;
Output transistor, including the first end of the output end of the error amplifier is coupled to, and
It is coupled to the bleeder circuit and exports the second end of the output voltage;And
Differential circuit, receives the feedback voltage and the second reference voltage, and in the output of its output end
First reference voltage is to the error amplifier.
2. low pressure difference linear voltage regulator according to claim 1, it is characterised in that described micro-
Parallel circuit includes:
Amplifier, with first input end, the second input and output end, the of the amplifier
One input receives second reference voltage, and the output end of the amplifier is used as differential electricity
The output end on road;
First capacitor, be coupled in the feedback voltage and the amplifier the second input it
Between;And
First resistor device, is coupled in the output of the second input and the amplifier of the amplifier
Between end.
3. low pressure difference linear voltage regulator according to claim 2, it is characterised in that described micro-
The amplifier in parallel circuit is error amplifier, and the first input end of the amplifier is described
The normal phase input end of error amplifier, the second input of the amplifier is the error amplifier
Inverting input.
4. low pressure difference linear voltage regulator according to claim 1, it is characterised in that described low
Pressure difference linear voltage regulator also includes buffer, and the buffer is coupled to the defeated of the error amplifier
Go out between end and the first end of the output transistor, to the electricity of the output end of the error amplifier
It is pressed into the driving voltage that the driving output transistor is formed after row buffering.
5. low pressure difference linear voltage regulator according to claim 1, it is characterised in that described point
Volt circuit include second resistance device and 3rd resistor device, the first end of the second resistance device with it is described
The second end connection of output transistor, the second end of the second resistance device and the 3rd resistor device
First end connection, the second end ground connection of the 3rd resistor device, by the of the second resistance device
The first end of two ends and the 3rd resistor device exports the feedback voltage.
6. low pressure difference linear voltage regulator according to claim 5, it is characterised in that the mistake
The normal phase input end of poor amplifier receives first reference voltage, the error amplifier it is anti-phase
Input be coupled to the second resistance device the second end and the 3rd resistor device first end it
Between.
7. low pressure difference linear voltage regulator according to claim 1, it is characterised in that described defeated
Go out transistor for N-type metal-oxide-semiconductor, the first end of the output transistor is the N-type MOS
The grid of pipe, the second end of the output transistor is the source electrode of the N-type metal-oxide-semiconductor, described
3rd end of output transistor is the drain electrode of the N-type metal-oxide-semiconductor.
8. low pressure difference linear voltage regulator according to claim 1, it is characterised in that described defeated
Go out transistor for NPN type triode, the first end of the output transistor is the NPN type three
The base stage of pole pipe, the second end of the output transistor is the emitter stage of the NPN type triode,
3rd end of the output transistor is the colelctor electrode of the NPN type triode.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610098813.8A CN107102667A (en) | 2016-02-22 | 2016-02-22 | Low pressure difference linear voltage regulator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610098813.8A CN107102667A (en) | 2016-02-22 | 2016-02-22 | Low pressure difference linear voltage regulator |
Publications (1)
Publication Number | Publication Date |
---|---|
CN107102667A true CN107102667A (en) | 2017-08-29 |
Family
ID=59659022
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610098813.8A Pending CN107102667A (en) | 2016-02-22 | 2016-02-22 | Low pressure difference linear voltage regulator |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN107102667A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108646835A (en) * | 2018-05-31 | 2018-10-12 | 湖南品腾电子科技有限公司 | A kind of low differential voltage linear voltage stabilizer circuit and power supply |
CN111868659A (en) * | 2018-02-07 | 2020-10-30 | 曹华 | Low dropout regulator (LDO) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1818821A (en) * | 2005-01-26 | 2006-08-16 | 株式会社理光 | Constant-voltage circuit,Semiconductor device using the same,And constant-voltage outputting method |
CN101122804A (en) * | 2007-09-07 | 2008-02-13 | 北京时代民芯科技有限公司 | Low-voltage-difference voltage-stablizer |
US20080174289A1 (en) * | 2006-11-13 | 2008-07-24 | Decicon, Inc. (A California Corporation) | Fast low dropout voltage regulator circuit |
CN101261525A (en) * | 2007-03-07 | 2008-09-10 | 株式会社理光 | Voltage regulator circuit and control method therefor |
CN104777869A (en) * | 2015-03-27 | 2015-07-15 | 西安华芯半导体有限公司 | Quickly responded low dropout regulator capable of dynamically adjusting reference voltage |
-
2016
- 2016-02-22 CN CN201610098813.8A patent/CN107102667A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1818821A (en) * | 2005-01-26 | 2006-08-16 | 株式会社理光 | Constant-voltage circuit,Semiconductor device using the same,And constant-voltage outputting method |
US20080174289A1 (en) * | 2006-11-13 | 2008-07-24 | Decicon, Inc. (A California Corporation) | Fast low dropout voltage regulator circuit |
CN101261525A (en) * | 2007-03-07 | 2008-09-10 | 株式会社理光 | Voltage regulator circuit and control method therefor |
CN101122804A (en) * | 2007-09-07 | 2008-02-13 | 北京时代民芯科技有限公司 | Low-voltage-difference voltage-stablizer |
CN104777869A (en) * | 2015-03-27 | 2015-07-15 | 西安华芯半导体有限公司 | Quickly responded low dropout regulator capable of dynamically adjusting reference voltage |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111868659A (en) * | 2018-02-07 | 2020-10-30 | 曹华 | Low dropout regulator (LDO) |
CN108646835A (en) * | 2018-05-31 | 2018-10-12 | 湖南品腾电子科技有限公司 | A kind of low differential voltage linear voltage stabilizer circuit and power supply |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107102665A (en) | Low pressure difference linear voltage regulator | |
CN101714817B (en) | Voltage converter with line loss compensation | |
CN101957628B (en) | Self-adaption zero-frequency compensation circuit in low-voltage difference linear voltage regulator | |
CN107102666A (en) | Low pressure difference linear voltage regulator | |
CN103472882B (en) | Low dropout regulator of integrated slew rate enhancement circuit | |
US20100148736A1 (en) | Low-dropout linear regulator and corresponding method | |
CN102393778B (en) | Low-voltage-difference linear stabilized-voltage circuit and system | |
US20150123635A1 (en) | Voltage regulator apparatus with sensing modules and related operating method thereof | |
CN102722207A (en) | Low dropout regulator (LDO) | |
CN107102680A (en) | A kind of low noise low pressure difference linear voltage regulator | |
CN104881070A (en) | Ultra-low power consumption LDO circuit applied to MEMS | |
CN111736652B (en) | Capacitance multiplying circuit and linear voltage regulator | |
CN107102668A (en) | Low pressure difference linear voltage regulator | |
CN107102667A (en) | Low pressure difference linear voltage regulator | |
CN201936213U (en) | Low tension voltage stabilizer | |
CN103941794A (en) | Series connection type transistor voltage stabilizing circuit with differential amplification function | |
US8866553B2 (en) | Output stage with fast feedback for driving ADC | |
JP2014006794A (en) | Regulator | |
CN205283394U (en) | Output voltage adjustable linear stabilizer circuit and have power of this circuit | |
CN107102675A (en) | Low pressure difference linear voltage regulator | |
CN102045029A (en) | Operation amplifying circuit | |
CN107102676A (en) | Low pressure difference linear voltage regulator | |
CN107102674A (en) | Low pressure difference linear voltage regulator | |
CN202713135U (en) | Automobile navigator power supply filter circuit | |
CN110971201B (en) | Bias circuit of power amplifier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20170829 |