CN107102492A - 阵列基板、制作方法及显示装置 - Google Patents
阵列基板、制作方法及显示装置 Download PDFInfo
- Publication number
- CN107102492A CN107102492A CN201710385028.5A CN201710385028A CN107102492A CN 107102492 A CN107102492 A CN 107102492A CN 201710385028 A CN201710385028 A CN 201710385028A CN 107102492 A CN107102492 A CN 107102492A
- Authority
- CN
- China
- Prior art keywords
- pixel electrode
- width
- pixel
- microns
- distance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000002360 preparation method Methods 0.000 title abstract description 7
- 239000010409 thin film Substances 0.000 claims abstract description 25
- 239000010408 film Substances 0.000 claims abstract description 13
- 239000010410 layer Substances 0.000 claims description 28
- 239000000758 substrate Substances 0.000 claims description 24
- 239000004973 liquid crystal related substance Substances 0.000 claims description 14
- 238000002161 passivation Methods 0.000 claims description 12
- 238000004519 manufacturing process Methods 0.000 claims description 6
- 239000012528 membrane Substances 0.000 claims description 6
- 239000012212 insulator Substances 0.000 claims description 5
- 238000000034 method Methods 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 claims description 4
- 239000004020 conductor Substances 0.000 claims description 2
- 230000005611 electricity Effects 0.000 claims description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 229910021417 amorphous silicon Inorganic materials 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 239000011521 glass Substances 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 238000012544 monitoring process Methods 0.000 description 2
- 241001269238 Data Species 0.000 description 1
- 229910004469 SiHx Inorganic materials 0.000 description 1
- 229910004205 SiNX Inorganic materials 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 239000005357 flat glass Substances 0.000 description 1
- MRNHPUHPBOKKQT-UHFFFAOYSA-N indium;tin;hydrate Chemical compound O.[In].[Sn] MRNHPUHPBOKKQT-UHFFFAOYSA-N 0.000 description 1
- 230000013011 mating Effects 0.000 description 1
- 210000003205 muscle Anatomy 0.000 description 1
- 230000035772 mutation Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000005622 photoelectricity Effects 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 238000004062 sedimentation Methods 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136227—Through-hole connection of the pixel electrode to the active element through an insulation layer
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Optics & Photonics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Liquid Crystal (AREA)
Abstract
本发明公开了阵列基板、制作方法及显示装置。阵列基板包括扫描线;数据线,与扫描线交叉设置,形成像素单元;像素单元包括至少一像素电极,调整相邻的两个像素电极之间的距离及像素电极的宽度以保持画面不闪烁;多个薄膜晶体管包括连接到扫描线的栅极、连接到数据线的源极及连接到像素电极的漏极,薄膜晶体管接收扫描线输出的扫描信号后导通,数据线输出的数据信号提供给像素电极,以避免画面闪烁的不良现象,提升显示画面的质量。
Description
技术领域
本发明涉及显示技术领域,特别是涉及一种阵列基板、制作方法及显示装置。
背景技术
液晶显示装置(LCD)具有轻、薄、低耗电等优点,因此已广泛应用于笔记本计算机、移动电话、个人数字助理(PDA)等现代化信息设备。但是,与传统的CRT显示器相比,由于普通液晶显示装置中的液晶分子在长轴和短轴方向的折射率不一致,所以当使用者从不同角度观看液晶显示装置时,随着视线与显示装置面法线之间的角度增大,所显示图像的对比度会降低,从而产生可视角度不足的问题。
为解决液晶显示装置可视角度狭小的问题,现已提出了多种解决方案,例如共平面内开关(In-Plane Switching,IPS)广视角技术、边缘电场开关(Fringe FieldSwitching,FFS)技术等。然而对于显示装置而言,如图1所示,正负极性的像素电压差异,导致每帧画面的亮度会有周期性的高低变化,这些变化会引发画面闪烁等不良现象,从而影响显示画面的质量。
发明内容
本发明主要解决的技术问题是提供一种阵列基板、制作方法及显示装置,以避免画面闪烁的不良现象,提升显示画面的质量。
为解决上述技术问题,本发明采用的一个技术方案是:提供一种阵列基板,包括:
多条扫描线,用于输出扫描信号;
多条数据线,与多条所述扫描线交叉设置,形成多个像素单元,所述数据线用于输出数据信号;
每个所述像素单元包括至少一个像素电极,调整相邻的两个所述像素电极之间的距离及所述像素电极的宽度以保持画面不闪烁;及
多个薄膜晶体管,所述薄膜晶体管包括连接到所述扫描线的栅极、连接到所述数据线的源极及连接到所述像素电极的漏极,所述薄膜晶体管接收所述扫描线输出的扫描信号后导通,所述数据线输出的数据信号提供给所述像素电极。
为解决上述技术问题,本发明采用的一个技术方案是:提供一种阵列基板制作方法,其特征在于,所述方法包括:
提供一基板;
在所述基板上形成扫描线;
依次形成栅极绝缘层和半导体层;
形成数据线及薄膜晶体管的源极及漏极,并使所述薄膜晶体管的源极与所述数据线电性连接;
形成钝化层,并在所述钝化层上形成通孔;及
在所述钝化层上形成多个像素电极,调整相邻的两个所述像素电极之间的距离及所述像素电极的宽度以保持画面不闪烁。
为解决上述技术问题,本发明采用的一个技术方案是:提供一种显示装置,所述显示装置包括阵列基板、与所述阵列基板相对设置的彩膜基板及设置在所述阵列基板与所述彩膜基板之前的液晶,其特征在于,所述阵列基板包括:
多条扫描线,用于输出扫描信号;
多条数据线,与多条所述扫描线交叉设置,形成多个像素单元,所述数据线用于输出数据信号;
每个所述像素单元包括至少一个像素电极,调整相邻的两个所述像素电极之间的距离及所述像素电极的宽度以保持画面不闪烁;及
多个薄膜晶体管,所述薄膜晶体管包括连接到所述扫描线的栅极、连接到所述数据线的源极及连接到所述像素电极的漏极,所述薄膜晶体管接收所述扫描线输出的扫描信号后导通,所述数据线输出的数据信号提供给所述像素电极。
本发明的有益效果是:区别于现有技术的情况,本发明的所述阵列基板、制作方法及显示装置通过调整相邻的两个像素电极之间的距离及所述像素电极的宽度来保持画面不闪烁,在相邻的两个像素电极之间的距离减小及所述像素电极的宽度增大时,所述画面的闪烁减小,以此避免画面闪烁的不良现象,提升显示画面的质量。
附图说明
图1是现有显示装置的灰阶画面和波形示意图;
图2是本发明的阵列基板中像素结构的俯视示意图;
图3是图1的剖视示意图;
图4是本发明显示装置的画面波形测试结果示意图;
图5是本发明的阵列基板中相邻的两个像素电极之间的距离的变化对闪烁的影响的波形示意图;
图6是图3中的像素电极的放大结构示意图;
图7是本发明的阵列基板制作方法流程图;
图8是本发明的显示装置的结构示意图。
具体实施方式
请参阅图2,是本发明的阵列基板中像素结构的俯视示意图。在阵列基板1上包括多条扫描线102用于输出扫描信号及多条数据线101用于输出数据信号,所述数据线101与所述扫描线102相互交叉,并在交叉区域形成像素单元,整个阵列基板1中通常有多条数据线101与多条扫描线102交叉并形成多个像素单元,且清楚起见,图2中只示出了其中一个像素单元作为示例。每个所述像素单元包括至少一个像素电极106,调整相邻的两个所述像素电极106之间的距离及所述像素电极106的宽度以保持画面不闪烁。多个薄膜晶体管,每一薄膜晶体管包括连接到所述扫描线的栅极(图未示)、连接到所述数据线的源极103及连接到所述像素电极的漏极104,所述薄膜晶体管接收所述扫描线102输出的扫描信号后导通,所述数据线101输出的数据信号提供给所述像素电极106。图2中示出的也只是液晶显示装置中的阵列基板部分,而不包括其上的液晶层和彩色滤光片。像素电极106带有条状开口107,条状开口107的宽度例如可以是约4到10微米,以利于电场通过。
图3为沿图2所示II-II线所在截面看去,在图3的结构中,阵列基板1部分从下到上依次包括玻璃基板216、栅极绝缘层215和钝化层214,滤光片部分从上到下依次包括彩色滤光片玻璃基板210、彩色滤光薄膜211和保护层212。液晶层213位于阵列基板1部分与滤光片部分之间。当然,基板中也可以采用本领域已知的任何可用材料来代替玻璃。
请参阅图4,对于画面的闪烁的变化情况需要用波形表示,通过光电二极管测量其波形(画面的闪烁值由CA310测得),观察其波形的变化,从图4中左侧所示可以看到光电二极管测得的不同灰阶画面的闪烁波形,其中横坐标表示时间,纵坐标表示二极管测得的闪烁强度,其闪烁强度与亮度平均值的拟合如图4右侧所示,二者成正比关系。
请参阅图5,对于频率为60Hz的灰阶画面,随着相邻的两个像素电极106之间的距离的增大,画面不闪烁变为闪烁,画面量测到的频率从60Hz逐渐变为30Hz,在波形上的体现是相邻的两个波峰其中一个逐渐消失,这意味着正负极性的像素电压带来每帧画面之间的亮度差异变大,因此相邻的两个所述像素电极106之间的距离减小且所述像素电极106的宽度增大时,所述画面不闪烁;相邻的两个所述像素电极106之间的距离增大且所述像素电极106的宽度减小时,所述画面闪烁。
相邻的两个所述像素电极106之间的距离为4.5微米时,所述像素电极106的宽度为3微米;相邻的两个所述像素电极106之间的距离为4微米时,所述像素电极106的宽度为3.5微米;相邻的两个所述像素电极106之间的距离为3.5微米时,所述像素电极106的宽度为4微米,观测相邻的两个像素电极106之间距离变化产生的画面的闪烁情况后发现,随着相邻的两个像素电极106之间的距离减小且所述像素电极106的宽度的增大,显示装置的画面的闪烁减小。请参阅图6,因为相邻的两个像素电极106之间的距离增大时,会导致相邻的两个像素电极106之间区域相邻的液晶分子间的弹性扭矩减小,这种变化使相邻的两个像素电极106之间与所述像素电极106上的穿透率比例会发生变化,因此相邻的两个像素电极106之间的距离的不同使得正负极性的像素电压带来每帧画面之间的亮度差异也不同,因此画面闪烁的强度发生变化,在相邻的两个像素电极106之间的距离减小且所述像素电极106的宽度增大时,所述画面的闪烁减小。
请参阅图7,是本发明的阵列基板制作方法流程图。具有上述像素结构的阵列基板1可以通过图7所示的制程方法来形成。
步骤S1:提供一基板216。
其中,所述基板216可以为玻璃材料。
步骤S2:在所述基板216上形成扫描线102。
其中,可以由扫描线102的一部分作为薄膜晶体管的栅极,也可以单独形成薄膜晶体管栅极并使其与扫描线电连接。例如,可以通过在基板的适当部分溅射沉积厚度为500埃的Mo层和厚度为3000埃的AINd层这样的双层结构来形成扫描线。
步骤S3:依次形成栅极绝缘层215和半导体层。
在步骤S2得到的基板上依次形成栅极绝缘层215和半导体层(图中未示出)。例如,例如,在步骤S2中,可以通过沉积处理(采用PECVD工艺),用SiH4和NH3形成厚度为3000埃的SiNx层、用SiH4和H2形成厚度为1300埃的氢化非晶硅(a-Si:Hx)层,并用SiH4、H2和PH3形成厚度为250埃的掺杂氢化非晶硅(n+a-Si:Hx)层。
步骤S4:形成数据线101及薄膜晶体管的源极103及漏极104,并使所述薄膜晶体管的源极103与所述数据线101电性连接。
例如,在步骤S4中可以通过溅射形成厚度为450埃的Mo层、厚度为2000埃的AI层和厚度为150A的Mo层这样的三层结构。
步骤S5:形成钝化层214,并在所述钝化层214上形成通孔105。
例如,可以用SiH4和NH3通过PECVD方式想成厚度为4500埃的SiHx层构成钝化层214。
步骤S6:在所述钝化层214上形成多个像素电极106,调整相邻的两个所述像素电极106之间的距离及所述像素电极106的宽度以保持画面不闪烁。
例如,可以通过溅射形成厚度为750埃的ITO层构成像素电极106,所述像素电极106的材料可以为如透明导电材料氧化铟锡、氧化铟锌等。在步骤S6中,还通过例如蚀刻形成像素电极106中的开口107或开槽部分并通过钝化层214中的通孔将像素电极106连接到薄膜晶体管的漏极104。具体地,基本参数所述像素电极106的宽度为4μm,相邻的两个像素电极106之间的距离3.5μm,实验中逐渐增大相邻的两个像素电极106之间的距离,从3.5μm增大到4μm,再增大到4.5μm,而像素电极106的宽度会相应减少,从4μm减少到3.5μm,再减少到3μm,观测相邻的两个像素电极106之间距离变化产生的画面的闪烁情况后发现,随着相邻的两个像素电极106之间的距离减小且所述像素电极106的宽度的增大,显示装置的画面的闪烁减小。因为相邻的两个像素电极106之间的距离增大时,会导致相邻的两个像素电极106之间区域相邻的液晶分子间的弹性扭矩减小,这种变化使相邻的两个像素电极106之间与所述像素电极106上的穿透率比例会发生变化,因此相邻的两个像素电极106之间的距离的不同使得正负极性的像素电压带来每帧画面之间的亮度差异也不同,因此画面闪烁的强度发生变化。
通过上述一系列步骤,即可得到如图2及图3所示实施例一样结构的阵列基板,然后可以将所述阵列基板与彩色滤光片粘合在一起,并使他们之间夹有液晶材料。
需要指出的是,上述材料、厚度等工艺参数仅仅是示例性的而不应认为是对本发明范围的限制,根据需要,可以选择其他适当的工艺参数。并且。根据实际情况,可以对上述步骤进行合并、从中省略某一个或几个步骤、或者在上述步骤中加入其他步骤。
请参阅图8,是本发明的显示装置2的结构示意图。所述显示装置2包括上述的阵列基板1、与所述阵列基板1相对设置的彩膜基板3及设置在所述阵列基板1与所述彩膜基板3之前的液晶5,所述显示装置2的其他器件及功能与现有显示装置的器件及功能相同,在此不再赘述。
所述阵列基板、制作方法及显示装置通过调整相邻的两个像素电极之间的距离及所述像素电极的宽度来保持画面不闪烁,在相邻的两个像素电极之间的距离减小及所述像素电极的宽度增大时,所述画面的闪烁减小,以此避免画面闪烁的不良现象,提升显示画面的质量。
以上所述仅为本发明的实施方式,并非因此限制本发明的专利范围,凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换,或直接或间接运用在其他相关的技术领域,均同理包括在本发明的专利保护范围内。
Claims (10)
1.一种阵列基板,其特征在于,所述阵列基板包括:
多条扫描线,用于输出扫描信号;
多条数据线,与多条所述扫描线交叉设置,形成多个像素单元,所述数据线用于输出数据信号;
每个所述像素单元包括至少一个像素电极,调整相邻的两个所述像素电极之间的距离及所述像素电极的宽度以保持画面不闪烁;及
多个薄膜晶体管,所述薄膜晶体管包括连接到所述扫描线的栅极、连接到所述数据线的源极及连接到所述像素电极的漏极,所述薄膜晶体管接收所述扫描线输出的扫描信号后导通,所述数据线输出的数据信号提供给所述像素电极。
2.根据权利要求1所述的阵列基板,其特征在于,相邻的两个所述像素电极之间的距离减小且所述像素电极的宽度增大时,所述画面不闪烁;相邻的两个所述像素电极之间的距离增大且所述像素电极的宽度减小时,所述画面闪烁。
3.根据权利要求2所述的阵列基板,其特征在于,相邻的两个所述像素电极之间的距离为4.5微米时,所述像素电极的宽度为3微米;相邻的两个所述像素电极之间的距离为4微米时,所述像素电极的宽度为3.5微米;相邻的两个所述像素电极之间的距离为3.5微米时,所述像素电极的宽度为4微米。
4.根据权利要求1所述的阵列基板,其特征在于,所述像素电极为透明导电材料。
5.一种阵列基板制作方法,其特征在于,所述方法包括:
提供一基板;
在所述基板上形成扫描线;
依次形成栅极绝缘层和半导体层;
形成数据线及薄膜晶体管的源极及漏极,并使所述薄膜晶体管的源极与所述数据线电性连接;
形成钝化层,并在所述钝化层上形成通孔;及
在所述钝化层上形成多个像素电极,调整相邻的两个所述像素电极之间的距离及所述像素电极的宽度以保持画面不闪烁。
6.根据权利要求1所述的阵列基板制作方法,其特征在于,相邻的两个所述像素电极之间的距离减小且所述像素电极的宽度增大时,所述画面不闪烁;相邻的两个所述像素电极之间的距离增大且所述像素电极的宽度减小时,所述画面闪烁。
7.根据权利要求6所述的阵列基板制作方法,其特征在于,相邻的两个所述像素电极之间的距离为4.5微米时,所述像素电极的宽度为3微米;相邻的两个所述像素电极之间的距离为4微米时,所述像素电极的宽度为3.5微米;相邻的两个所述像素电极之间的距离为3.5微米时,所述像素电极的宽度为4微米。
8.一种显示装置,所述显示装置包括阵列基板、与所述阵列基板相对设置的彩膜基板及设置在所述阵列基板与所述彩膜基板之前的液晶,其特征在于,所述阵列基板包括:
多条扫描线,用于输出扫描信号;
多条数据线,与多条所述扫描线交叉设置,形成多个像素单元,所述数据线用于输出数据信号;
每个所述像素单元包括至少一个像素电极,调整相邻的两个所述像素电极之间的距离及所述像素电极的宽度以保持画面不闪烁;及
多个薄膜晶体管,所述薄膜晶体管包括连接到所述扫描线的栅极、连接到所述数据线的源极及连接到所述像素电极的漏极,所述薄膜晶体管接收所述扫描线输出的扫描信号后导通,所述数据线输出的数据信号提供给所述像素电极。
9.根据权利要求8所述的显示装置,其特征在于,相邻的两个所述像素电极之间的距离减小且所述像素电极的宽度增大时,所述画面不闪烁;相邻的两个所述像素电极之间的距离增大且所述像素电极的宽度减小时,所述画面闪烁。
10.根据权利要求9所述的显示装置,其特征在于,相邻的两个所述像素电极之间的距离为4.5微米时,所述像素电极的宽度为3微米;相邻的两个所述像素电极之间的距离为4微米时,所述像素电极的宽度为3.5微米;相邻的两个所述像素电极之间的距离为3.5微米时,所述像素电极的宽度为4微米。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710385028.5A CN107102492A (zh) | 2017-05-26 | 2017-05-26 | 阵列基板、制作方法及显示装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710385028.5A CN107102492A (zh) | 2017-05-26 | 2017-05-26 | 阵列基板、制作方法及显示装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN107102492A true CN107102492A (zh) | 2017-08-29 |
Family
ID=59670043
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710385028.5A Pending CN107102492A (zh) | 2017-05-26 | 2017-05-26 | 阵列基板、制作方法及显示装置 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN107102492A (zh) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104487889A (zh) * | 2012-07-25 | 2015-04-01 | 夏普株式会社 | 液晶显示装置 |
US20150092149A1 (en) * | 2013-10-02 | 2015-04-02 | Samsung Display Co., Ltd. | Liquid crystal display and method for manufacturing the same |
CN104503161A (zh) * | 2014-12-24 | 2015-04-08 | 厦门天马微电子有限公司 | 像素电极、阵列基板、显示面板 |
CN105068348A (zh) * | 2015-09-11 | 2015-11-18 | 京东方科技集团股份有限公司 | 一种阵列基板及其制造方法、显示面板及其驱动方法 |
-
2017
- 2017-05-26 CN CN201710385028.5A patent/CN107102492A/zh active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104487889A (zh) * | 2012-07-25 | 2015-04-01 | 夏普株式会社 | 液晶显示装置 |
US20150092149A1 (en) * | 2013-10-02 | 2015-04-02 | Samsung Display Co., Ltd. | Liquid crystal display and method for manufacturing the same |
CN104503161A (zh) * | 2014-12-24 | 2015-04-08 | 厦门天马微电子有限公司 | 像素电极、阵列基板、显示面板 |
CN105068348A (zh) * | 2015-09-11 | 2015-11-18 | 京东方科技集团股份有限公司 | 一种阵列基板及其制造方法、显示面板及其驱动方法 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100374949C (zh) | 液晶显示器件及其制造方法 | |
CN100363789C (zh) | 液晶显示装置 | |
CN106707627A (zh) | 阵列基板、显示面板以及显示装置 | |
CN102707470A (zh) | 一种液晶面板、液晶显示器及制造方法 | |
CN104280966B (zh) | 液晶显示面板 | |
CN110137184A (zh) | 一种阵列基板、显示面板和显示装置 | |
CN107561804B (zh) | 阵列基板及其制作方法与液晶显示装置 | |
CN105511175A (zh) | 显示面板及其制作方法 | |
CN106444172B (zh) | 液晶显示设备 | |
CN104280959B (zh) | 像素结构、显示面板及其制造方法 | |
CN107153488A (zh) | 一种单层触控显示面板及装置 | |
US20170115522A1 (en) | Liquid crystal display having increased resistance to short circuits and method of manufacturing the same | |
CN105425484A (zh) | 阵列基板结构及阵列基板断线修复方法 | |
US20080266474A1 (en) | Liquid crystal panel and liquid crystal display using the same | |
CN101442058A (zh) | 薄膜晶体管阵列基板及其修补方法 | |
US10816864B2 (en) | Method of manufacturing a display panel and avoiding peeling layers | |
US20180299737A1 (en) | Liquid crystal display panel, and liquid crystal display device | |
CN105301809A (zh) | 阵列基板结构及阵列基板的数据线断线修复方法 | |
US10127880B2 (en) | Liquid-crystal display device having control line groups | |
CN109901320A (zh) | 一种液晶显示面板及其制备方法 | |
US10997935B2 (en) | Display device | |
CN110007530A (zh) | 液晶显示装置 | |
WO2022193371A1 (zh) | 一种阵列基板、显示面板及显示装置 | |
CN102768432A (zh) | 彩色滤光阵列基板及其制造方法 | |
CN107422549A (zh) | 显示面板及显示装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20171013 Address after: 518000 No. 9-2 Ming Avenue, Gongming street, Guangming District, Guangdong, Shenzhen Applicant after: Shenzhen Huaxing photoelectric semiconductor display technology Co., Ltd. Address before: 518006 9-2, Guangming Road, Guangming New District, Guangdong, Shenzhen Applicant before: Shenzhen Huaxing Optoelectronic Technology Co., Ltd. |
|
TA01 | Transfer of patent application right | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20170829 |
|
WD01 | Invention patent application deemed withdrawn after publication |