CN106940224A - A kind of anti-back scattering superconducting single-photon detector - Google Patents

A kind of anti-back scattering superconducting single-photon detector Download PDF

Info

Publication number
CN106940224A
CN106940224A CN201710245163.XA CN201710245163A CN106940224A CN 106940224 A CN106940224 A CN 106940224A CN 201710245163 A CN201710245163 A CN 201710245163A CN 106940224 A CN106940224 A CN 106940224A
Authority
CN
China
Prior art keywords
chip
pin
photon
analog
digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201710245163.XA
Other languages
Chinese (zh)
Inventor
张彪
梁京
张蜡宝
贾小氢
康琳
陈健
吴培亨
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing University
Original Assignee
Nanjing University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing University filed Critical Nanjing University
Priority to CN201710245163.XA priority Critical patent/CN106940224A/en
Publication of CN106940224A publication Critical patent/CN106940224A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01JMEASUREMENT OF INTENSITY, VELOCITY, SPECTRAL CONTENT, POLARISATION, PHASE OR PULSE CHARACTERISTICS OF INFRARED, VISIBLE OR ULTRAVIOLET LIGHT; COLORIMETRY; RADIATION PYROMETRY
    • G01J11/00Measuring the characteristics of individual optical pulses or of optical pulse trains

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Optical Radar Systems And Details Thereof (AREA)

Abstract

The present invention provides a kind of anti-back scattering superconducting single-photon detector, including clock generation module, laser, gate source table and nano wire chip, gate source table includes analog-digital chip and load resistance, and the output end of analog-digital chip connects nano wire chip by load resistance;It is that laser and analog-digital chip provide PWM ripple signals that the clock generation module, which is used for,;The laser is used to launch photon, and the nano wire chip is used to receive photon;Gate source table is used to control nano wire chip operation.The present invention can shield closely interior reflection photon in detection process so that photon acceptor is not influenceed by closely reflection photon, efficiently solves the problems, such as superconducting nano-wire single-photon detector backlight blinding;Laser ranging and laser radar application under the strong back scattering environment such as application extension of superconducting nano-wire single-photon detector to thick fog can be improved the reliability that detector is used in endoatmosphere.

Description

A kind of anti-back scattering superconducting single-photon detector
Technical field
The invention belongs to SUPERCONDUCTING SINGLE-PHOTON DETECTION field, more particularly to a kind of anti-back scattering superconducting single-photon detection Device.
Background technology
Single-photon detector is the key technology in quantum information field, be realize single quantum state is manipulated, handle and The basic fundamental means of research.Superconducting nano-wire single photon detector be it is a kind of utilize superconducting nano lines carry out photon detection Highly sensitive detector.Detector launches photon by laser to distant object, and the photographic department of detector is divided into film nano Cable architecture, electric current during work on nano wire is biased in the position of slightly less than critical current.After nanometer line absorption photon, inhale The superconducting state for receiving region is destroyed in short-term, can then automatically restore to superconducting state.Shown as on circuit rapid increase, then The electric pulse of exponential damping.By the way that this pulse signal is amplified, we can just identify single photon.
When traditional superconducting single-photon detector measures ground target in laser ranging application, it can be faced closely interior Aerosol meeting scattering laser beam within backlight blinding problem, i.e., about 30km, the light particle for having served as multiple scattering is returned along original route Return after detected system captures, can make it that superconduction detection chip is constantly in the state of quenching, so that detector work is obstructed, This phenomenon is referred to as detector backlight blinding.When the particulate in air is excessive, back scattering is very strong, backlight blinding problem just occurs .Backlight blinding problem seriously hinders application of the superconducting single-photon detector in the laser radar of endoatmosphere, constrains spy Device is surveyed further to develop.
The existing method for optically proposing to solve the problems, such as backlight blinding is to be opened in detector receiving terminal using high-frequency light Close, i.e., a kind of electromagnetic wave attenuation device.It is maximum only to the decay of incident light when photoswitch is closed but photoswitch is the problem of exist There are 10 times, can still result in blinding problem;When photoswitch is opened, incident light is still suffered from and decayed to a certain degree, detection is not met Device job requirement.
The content of the invention
Goal of the invention:In order to solve the problems, such as the detector backlight blinding of prior art presence, the present invention provides a kind of anti-back of the body Scatter superconducting single-photon detector.
Technical scheme:A kind of anti-back scattering superconducting single-photon detector, it is characterised in that generate mould including clock signal Block, laser, gate source table and nano wire chip, gate source table include analog-digital chip and load resistance, and digital-to-analogue turns The output end for changing chip connects nano wire chip by load resistance;The clock generation module is used to be laser sum Mould conversion chip provides PWM ripple signals;The laser is used to launch photon, and the nano wire chip is used to receive photon;Institute Stating gate source table is used to control nano wire chip operation.
Further, the clock generation module includes the first output port, the second output port and the 3rd output Port;The control port of analog-digital chip includes the 5th pin, the 6th pin and the 7th pin, and the 7th pin is used for serial number According to input, the 6th pin is inputted for serial clock, and the 5th pin is used for input data frame synchronizing signal;Clock signal generates mould First output port of block exports normal high level, connects the 6th pin of analog-digital chip;The of clock generation module Two output ports export normal low level, connect the 5th pin of analog-digital chip;3rd output of clock generation module Port output PWM involves serial data, connects the 7th pin of analog-digital chip;The output port of analog-digital chip includes 3rd pin and the 4th pin, the 4th pin connect the load resistance, and the 3rd pin is empty.
Further, when the PWM ripples are high level, the 3rd output port of clock generation module is simultaneously to digital-to-analogue 7th pin input serial data of conversion chip;When PWM ripples are low level, the 3rd output port of clock generation module Simultaneously 0 is inputted to the 7th pin of analog-digital chip.
Further, the analog-digital chip uses the working method of serial date transfer, and the serial data is 24 Position data, wherein first 8 are control signal, the level value of rear 16 decisions output voltage, the output voltage is used to drive institute State nano wire chip.
Further, the cycle of the PWM ripples signal is 1ms, and the dutycycle for making PWM ripple signals is T, 80% < T < 99%.
Further, the clock generation module includes FPGA.
Further, the triggering mode of the laser triggers for external clock trailing edge.
Further, when the working method of the nano wire chip is PWM wave height level, chip normal work;PWM ripples are low During level, chip is stopped.
Beneficial effect:Compared with prior art, a kind of anti-back scattering superconducting single-photon detector that the present invention is provided, passes through Gate source table gives nano wire chip power supply, and laser is triggered by PWM ripples signal, while controlling nano wire by PWM ripples signal Non-working time, by photon launch and receive separate in time, photon launch and receive two step operation rooms reserve one Section standby time, shield closely interior reflection photon so that photon acceptor will not be influenceed by closely reflection photon, effectively Solve the problems, such as superconducting nano-wire single-photon detector backlight blinding.By adjusting the dutycycle of PWM ripples, nanometer is further adjusted The non-working time of core piece, the need for meeting shielding different distance internal reflection photon.Adopted present invention, avoiding prior art The problem of processing brought with electromagnetic wave attenuator does not thoroughly still result in blinding;Also transmitting photon will not be decayed, makes hair Penetrate the job requirement that photon still meets detector.The present invention can arrive the application extension of superconducting nano-wire single-photon detector Laser ranging and laser radar application under the strong back scattering environment such as thick fog, improve the reliability that detector is used in endoatmosphere Property.
Brief description of the drawings
Fig. 1 is the structured flowchart of anti-back scattering superconducting single-photon detector of the invention;
Fig. 2 is working timing figure of the invention;
Fig. 3 is the circuit theory diagrams of gate source matrix section in the present invention.
Embodiment
The invention will be further described with specific embodiment below in conjunction with the accompanying drawings.
As shown in figure 1, anti-back scattering superconducting single-photon detector includes clock generation module, laser, gate source Table and nano wire chip, the digital-to-analogue that gate source table includes using in analog-digital chip and load resistance, the present embodiment turn Change the model DAC8552 of chip, naturally it is also possible to using the analog-digital chip of other models.Analog-digital chip DAC's Output end connects nano wire chip by load resistance;The clock generation module is used to be laser and digital-to-analogue conversion core Piece provides PWM ripple signals.The laser is used to launch photon to testee 1, and the direction of transmitting photon is A directions;It is described Nano wire chip is used to receive photon, and the direction for receiving photon is B directions.
Photon is exactly launched and received by the principle of gate source table control nano wire chip to be separated in time, Photon is launched and received two step operation rooms and reserves adjustable standby time, thus can effectively shield a range of reflection Photon.Standby time might as well be set as t*, according to distance and time, the relation of speed:
S=ct* (1)
In formula (1), s, which is photon, receives distance back and forth from being transmitted into, and c is the light velocity.If we will shield and detector Distance is d all reflection photons, then:
From formula (1), formula (2), if to shield the reflection photon within 1.5~30km, the calculating of standby time See formula (3):
Calculating obtains t* for 10~200 μ s.That is, setting 10 between transmitting photon and the step operation of reception photon two ~200 μ s standby times, it is possible to effectively shield the reflection photon within 1.5~30km.
It is 10~200 μ s by standby time, the selection range that can further extrapolate the dutycycle T of PWM ripple signals is: 80% < T < 99%.
Clock generation module uses dominant frequency for 100MHz FPGA in the present embodiment, and reference clock signal is 10ns.PWM ripples are generated by FPGA, the dutycycle of PWM ripples can just be set by code.As shown in Fig. 2 being not drawn into figure whole FPGA, only depicts FPGA output interface part P2 (P3 for can short-circuit double-row needle), FPGA output port and digital-to-analogue conversion Chip DAC control port is connected, and specific annexation is:P2 is 6 row's pins in figure;(wherein, P3 arranges pins for 8 in figure The short circuit of 1,2 pin;The short circuit of 3,4 pins;The short circuit of 5,6 pins;7,8 pins short circuit).Analog-digital chip DAC control port is drawn including the 7th Pin Din, the 6th pin SCLK and the 5th pin SYNC, the 7th pin Din are used for serial date transfer, and the 6th pin SCLK is used for Serial clock is inputted, and the 5th pin SYNC is used for input data frame synchronizing signal;FPGA output port includes the first output end Mouth, the second output port, the 3rd output port.P2 5 pin (not shown)s, defeated in FPGA the first output port connection figure Go out normal high level, and then connect the 6th pin SCLK of analog-digital chip;The 3 of P2 in FPGA the second output port connection figure Pin (not shown), exports normal low level, and then connect the 5th pin SYNC of analog-digital chip;FPGA the 3rd output P2 4 pin (not shown)s in the connection figure of port, output PWM involves 24 Bits Serial data, and then connects analog-digital chip The 7th pin Din.Analog-digital chip DAC output port include the 3rd pin VoutB and the 4th pin VoutA the two Output port is selective, and we select the 4th pin VoutA connections load resistance (not shown), load resistance here Value is 100k Ω, and load resistance is connected between the 4th pin VoutA and nano wire chip, and output voltage passes through load resistance Nano wire chip operation is controlled, the 3rd pin VoutB is empty.Ref6125 generations 2.5V reference voltage draws from 5,6 pins in figure Go out that there is provided give analog-digital chip DAC.
DAC three control ports include the 7th pin Din, the 6th pin SCLK and the 5th pin SYNC, these three controls The effect of port processed is serial date transfer, serial clock input, input data frame synchronizing signal respectively.Serial date transfer (being inputted from the 7th pin Din) is 24 data, wherein first 8 are control signal, latter 16 are data, and 16 data are just It is the level value for controlling digital-to-analogue output voltage.The triggering mode of nano wire chip triggers for high level, high level nano wire chip Work, low level nano wire chip does not work.When the PWM ripples that the 7th pin Din is inputted are high level, while FPGA is by 24 Data input the 7th pin Din, DAC normal work, output voltage control nano wire chip operation;When the 7th pin Din inputs PWM ripples be low level when, then DAC is output as 0, and nano wire chip does not work.
The device of detector transmitting photon is pulsed laser, laser pulse width be psec to nanosecond order, can be set outer Mode of operation is triggered, during trailing edge triggering, i.e. external clock trailing edge arrival, laser sends extremely narrow laser pulse, work Cycle is adjustable.The present embodiment set system operating frequency be 1kHz, i.e. work period be 1 millisecond, it is uniformly tactile using external clock Hair.Clock signal, laser, gate source table working timing figure are as shown in figure 3, uppermost sequential is 1kHz clock signal; Middle one is laser, and pulsewidth is very narrow, and pulsewidth can be neglected compared with standby time, work period;Bottom one is Gate source table working timing figure.It is 1ms by the cycle of the FPGA PWM ripple signals generated, accounting for for PWM ripples can be set by code Sky ratio.Such as, it is 90% to set dutycycle, then PWM wave height level time is 900 μ s, and low level is 100 μ s, and we are this PWM ripples are input to the 7th port Din ports of laser and digital analog converter ADC, when trailing edge is reached, laser wink simultaneously Between send pulse, and the 7th port Din ports are low level in 100 μ s thereafter, and DAC output voltage is 0, and nano wire chip is not Work.In ensuing 900 μ s, PWM ripples are high level, while FPGA inputs 24 data, DAC output relevant voltages, nanometer Core piece is in running order.(in this process, DAC the 6th port SCLK is constantly in high level, fifth port SYNC Low level is constantly in, by FPGA controls, we actually only change the input of DAC the 7th port Din this port State) which achieves nano wire chip idle 100 μ s standby times.
In addition, the demand in order to meet shielding different distance internal reflection photon, standby time can be adjusted, the method for regulation Actually control the dutycycle of the PWM ripple signals of FPGA generations.Standby time is low level time, and adjusts dutycycle Size can be realized by code.It can be set for 10~200 μ s standby times by adjusting the < T < 99% of dutycycle 80%, It just can effectively shield the reflection photon within 1.5~30km.

Claims (8)

1. a kind of anti-back scattering superconducting single-photon detector, it is characterised in that including clock generation module, laser, door Control source table and nano wire chip, gate source table include analog-digital chip and load resistance, the output of analog-digital chip End connects nano wire chip by load resistance;The clock generation module is used to be that laser and analog-digital chip are carried For PWM ripple signals;The laser is used to launch photon, and the nano wire chip is used to receive photon;Gate source table is used In control nano wire chip operation.
2. anti-back scattering superconducting single-photon detector according to claim 1, it is characterised in that the clock signal generation Module includes the first output port, the second output port and the 3rd output port;The control port of analog-digital chip includes the Five pins, the 6th pin and the 7th pin, the 7th pin are used for serial date transfer, and the 6th pin is inputted for serial clock, 5th pin is used for input data frame synchronizing signal;First output port of clock generation module exports normal high level, even Connect the 6th pin of analog-digital chip;Second output port of clock generation module exports normal low level, connects digital-to-analogue 5th pin of conversion chip;The 3rd output port output PWM of clock generation module involves serial data, connects digital-to-analogue 7th pin of conversion chip;The output port of analog-digital chip includes the 3rd pin and the 4th pin, the connection of the 4th pin The load resistance, the 3rd pin is empty.
3. anti-back scattering superconducting single-photon detector according to claim 2, it is characterised in that the PWM ripples are high electricity Usually, the 3rd output port of clock generation module is simultaneously to the 7th pin input serial data of analog-digital chip; When PWM ripples are low level, the 3rd output port of clock generation module is simultaneously defeated to the 7th pin of analog-digital chip Enter 0.
4. the anti-back scattering superconducting single-photon detector according to claim 1 or 2 or 3, it is characterised in that the digital-to-analogue turns The working method that chip uses serial date transfer is changed, the serial data is 24 data, wherein first 8 are control signal, Afterwards 16 decision output voltage level value, the output voltage be used for drive the nano wire chip.
5. the anti-back scattering superconducting single-photon detector according to claim 1 or 2 or 3, it is characterised in that the PWM ripples The cycle of signal is 1ms, and the dutycycle for making PWM ripple signals is T, 80% < T < 99%.
6. the anti-back scattering superconducting single-photon detector according to claim 1 or 2 or 3, it is characterised in that the clock letter Number generation module includes FPGA.
7. the anti-back scattering superconducting single-photon detector according to claim 1 or 2 or 3, it is characterised in that the laser Triggering mode be external clock trailing edge triggering.
8. the anti-back scattering superconducting single-photon detector according to claim 1 or 2 or 3, it is characterised in that the nano wire When the working method of chip is PWM wave height level, chip normal work;During PWM ripple low levels, chip is stopped.
CN201710245163.XA 2017-04-14 2017-04-14 A kind of anti-back scattering superconducting single-photon detector Pending CN106940224A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710245163.XA CN106940224A (en) 2017-04-14 2017-04-14 A kind of anti-back scattering superconducting single-photon detector

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710245163.XA CN106940224A (en) 2017-04-14 2017-04-14 A kind of anti-back scattering superconducting single-photon detector

Publications (1)

Publication Number Publication Date
CN106940224A true CN106940224A (en) 2017-07-11

Family

ID=59464258

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710245163.XA Pending CN106940224A (en) 2017-04-14 2017-04-14 A kind of anti-back scattering superconducting single-photon detector

Country Status (1)

Country Link
CN (1) CN106940224A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101614821A (en) * 2009-07-21 2009-12-30 中国船舶重工集团公司第七一七研究所 A kind of laser illumination distance gating imaging device
CN102176024A (en) * 2011-02-22 2011-09-07 哈尔滨工业大学 Multi-pulse gate delay range gating laser imaging radar
CN102620820A (en) * 2012-03-28 2012-08-01 南京大学 Superconducting single-photon detector with composite structure and method for preparing superconducting single-photon detector
CN103148744A (en) * 2013-01-30 2013-06-12 中国航天空气动力技术研究院 Method for resisting backward dispersion for laser semi-active seeker

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101614821A (en) * 2009-07-21 2009-12-30 中国船舶重工集团公司第七一七研究所 A kind of laser illumination distance gating imaging device
CN102176024A (en) * 2011-02-22 2011-09-07 哈尔滨工业大学 Multi-pulse gate delay range gating laser imaging radar
CN102620820A (en) * 2012-03-28 2012-08-01 南京大学 Superconducting single-photon detector with composite structure and method for preparing superconducting single-photon detector
CN103148744A (en) * 2013-01-30 2013-06-12 中国航天空气动力技术研究院 Method for resisting backward dispersion for laser semi-active seeker

Similar Documents

Publication Publication Date Title
CN101170362B (en) APD single photon detection circuit module
CN106910484B (en) A kind of display device and its driving circuit and method
EP0397079A3 (en) Parallel pseudo-random generator for emulating a serial pseudo-random generator and method for carrying out same
CN209069421U (en) A kind of test device of single-photon detector
CN105161053B (en) A kind of anti-smear row sweeps control chip and anti-smear LED display circuit
CN106535412B (en) The digital simulation light adjusting circuit that a kind of port shares
CN206709976U (en) A kind of anti-back scattering superconducting single-photon detector
CN102075260B (en) Heralded single-photon source generation device for quantum communication
CN106940224A (en) A kind of anti-back scattering superconducting single-photon detector
CN108055757A (en) High-frequency synchronous system and the synchrotron equipment for including it
EP0103670A1 (en) High resolution superconductive sampling circuit
CN107703810A (en) Self-locking electronic switch
CN106066428A (en) A kind of spacecraft static discharge of measuring produces the device of electromagnetic pulse
CN207396767U (en) Infrared tube detection device and system
CN104953993A (en) Resetting circuit with high reliability and ultra-low power consumption
CN109761124A (en) A kind of multifunctional lift test macro of customized setting
Wojenski et al. Fast data acquisition measurement system for plasma diagnostics using GEM detectors
CN106208244B (en) Cascade circuit and its synchronisation control means
CN109683523B (en) Accelerator control method and system based on programmable gate array FPGA
Lewis IDENTIFIED HADRON SPECTRA AND BARYON STOPPING IN γ+ Au COLLISIONS AT STAR
CN210603605U (en) Single photon detector dead time control circuit implementation device
CN115640838B (en) Reconfigurable logic gate implementation method based on continuation neural network and processor
CN108037693A (en) A kind of data processing circuit plate
CN211427116U (en) Switch selection circuit capable of reducing ADC channel and not losing multi-click case
CN113507285B (en) Low-voltage high-speed bidirectional logic level conversion circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination