CN106817836A - Circuit board and preparation method thereof - Google Patents

Circuit board and preparation method thereof Download PDF

Info

Publication number
CN106817836A
CN106817836A CN201510872539.0A CN201510872539A CN106817836A CN 106817836 A CN106817836 A CN 106817836A CN 201510872539 A CN201510872539 A CN 201510872539A CN 106817836 A CN106817836 A CN 106817836A
Authority
CN
China
Prior art keywords
upside
downside
photosensitive resin
side trench
screen layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510872539.0A
Other languages
Chinese (zh)
Inventor
胡先钦
沈芾云
何明展
庄毅强
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Peng Ding Polytron Technologies Inc
Hongqisheng Precision Electronics Qinhuangdao Co Ltd
Avary Holding Shenzhen Co Ltd
Original Assignee
Peng Ding Polytron Technologies Inc
Fukui Precision Component Shenzhen Co Ltd
Hongqisheng Precision Electronics Qinhuangdao Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Peng Ding Polytron Technologies Inc, Fukui Precision Component Shenzhen Co Ltd, Hongqisheng Precision Electronics Qinhuangdao Co Ltd filed Critical Peng Ding Polytron Technologies Inc
Priority to CN201510872539.0A priority Critical patent/CN106817836A/en
Priority to TW104141407A priority patent/TWI597003B/en
Publication of CN106817836A publication Critical patent/CN106817836A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H05K1/0219Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H05K1/0224Patterned shielding planes, ground planes or power planes
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/07Electric details
    • H05K2201/0707Shielding
    • H05K2201/0715Shielding provided by an outer layer of PCB
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10371Shields or metal cases

Abstract

Include conductive pattern, upside photosensitive resin, upside conductive material, upside screen layer, downside photosensitive resin, downside conductive material and downside screen layer the present invention relates to a kind of circuit board.Conductive pattern is located at the middle part of circuit plate thickness direction.Conductive pattern is formed in a side surface of upside photosensitive resin.Conductive pattern includes two ground wires and the signal line between two ground wires.Upside photosensitive resin two ground wires of correspondence offer two upper side trench.Upside conductive material fills up side trench.Upside screen layer covering upside photosensitive resin.Downside photosensitive resin covering conductive pattern.Downside photosensitive resin two ground wires of correspondence offer two lower side trench.Downside conductive material fills up lower side trench.Downside screen layer covering downside photosensitive material.Upside screen layer, upside conductive material, ground wire, downside conductive material and downside screen layer surround the shroud sleeve of closure.Holding wire is located on the central shaft of shroud sleeve.

Description

Circuit board and preparation method thereof
Technical field
The present invention relates to a kind of circuit board and a kind of circuit board manufacturing method.
Background technology
It is right in the industry as electronic communication product develops towards high frequency, high speed and slimming direction The control of signal transmission attenuation requires more and more higher.At present, it is typically employed in holding wire upper and lower Both sides set electro-magnetic screen layer, by rows of conductive through hole by the electromagnetic shielding of upper and lower both sides Layer conducts with this to realize shielding possible electromagnetic interference.However, due to conductive through hole it Between there is gap, exist between the wire and the holding wire with the holding wire with layer mutual Electromagnetic interference so that the distorted signals of holding wire transmission.In addition, signal transmission is electric Magnetic field causes signaling rate slack-off to external radiation.
The content of the invention
In view of this, it is necessary to provide a kind of circuit board that can solve the problem that above-mentioned technical problem and Circuit board manufacturing method.
A kind of circuit board, including conductive pattern, upside photosensitive resin, upside conductive material, Upside screen layer, downside photosensitive resin, downside conductive material and downside screen layer.Conductive pattern Morpheme is in the middle part of circuit plate thickness direction.It is photosensitive that the conductive pattern is formed in the upside One side surface of resin.The conductive pattern includes two ground wires and positioned at two ground wires Between a signal line.The upside photosensitive resin correspondence two ground wires are offered Two upper side trench.The upside conductive material fills up the upper side trench.The upside screen Cover layer and cover the upside photosensitive resin.The downside photosensitive resin covers the conductive pattern. The downside photosensitive resin correspondence two ground wires offer two lower side trench.It is described Downside conductive material fills up the lower side trench.The downside screen layer covers the downside sense Luminescent material.The upside screen layer, upside conductive material, ground wire, downside conductive material And downside screen layer surrounds the shroud sleeve of closure.The holding wire is located at the shroud sleeve Central shaft on.
A kind of circuit board manufacturing method, including step:Upside photosensitive resin is formed in a bronze medal On one side surface of paper tinsel;Side trench on two is opened up in the upside photosensitive resin;By institute State Copper Foil and make the conductive pattern to be formed including a signal line and two ground wires, the letter Number line is located between two ground wires, two ground wires respectively with described two on Side trench correspondence;The photosensitive resin on the downside of pressing on the conductive pattern;In downside sense Two lower side trench corresponding with side trench on described two respectively are opened up in photopolymer resin;And point Upside conductive material is inserted in side trench not on described, under being inserted in the lower side trench Side conductive material, the screen layer on the upside of formation on the upside photosensitive resin, and in downside sense Downside screen layer is formed on photopolymer resin, the conductive pattern is located at the circuit plate thickness direction Middle part, the upside screen layer, upside conductive material, ground wire, downside conductive material And downside screen layer surrounds the shroud sleeve of closure, the holding wire is located at the shroud sleeve Central shaft on.
Compared to prior art, circuit board and circuit board manufacturing method that the present invention is provided, by Led in the downside screen layer, the downside conductive material, the ground wire, the upside Electric material and the upside screen layer surround a shroud sleeve for closure, and the holding wire In the shroud sleeve, between other wires and the holding wire of electrically conductive figure Electromagnetic interference, and signal transmission electromagnetic field is concentrated in shroud sleeve, so as to improve Signaling rate.
Brief description of the drawings
The generalized section of the Copper Foil that Fig. 1 is provided for the specific embodiment of the invention.
Fig. 2 is that the section formed on a surface of the Copper Foil of Fig. 1 after the photosensitive resin of upside is illustrated Figure.
Fig. 3 is the generalized section after opening up side trench in the upside photosensitive resin of Fig. 2.
Fig. 4 is that the Copper Foil of Fig. 3 is made the generalized section to form conductive pattern.
Fig. 5 is the generalized section on the downside of pressing after photosensitive resin on the conductive pattern of Fig. 4.
Fig. 6 is the generalized section after opening up lower side trench in the downside photosensitive resin of Fig. 5.
Fig. 7 is to insert upside conductive material in the upper side trench of Fig. 6 respectively, is filled out in lower side trench Enter downside conductive material, and screen layer and under on the upside of being formed on the photosensitive resin of upside respectively The generalized section after the screen layer of downside is formed on the photosensitive resin of side.
Fig. 8 is protective layer and in lower side shield on the upside of being formed on the upside screen layer of Fig. 7 respectively The generalized section after the protective layer of downside is formed on layer.
Main element symbol description
Circuit board 100
Copper Foil 10
Upside photosensitive resin 20
Upper side trench 21
Conductive pattern 30
Holding wire 31
Ground wire 32
Wire 33
Downside photosensitive resin 40
Dielectric layer 41
Lower side trench 42
Upside conductive material 51
Downside conductive material 52
Upside screen layer 61
Downside screen layer 62
Crystal seed layer 511,521,611,621
Electrodeposited coating 512,522,612,622
Shroud sleeve 70
Upside protective layer 81
Downside protective layer 82
Following specific embodiment will further illustrate the present invention with reference to above-mentioned accompanying drawing.
Specific embodiment
The circuit board provided the present invention with reference to specific embodiment and circuit board making side Method is described further.
The preparation method of the circuit board that the specific embodiment of the invention is provided includes following step Suddenly.
The first step, refers to Fig. 1, there is provided Copper Foil 10.
In present embodiment, the Copper Foil 10 is in the form of sheets.The Copper Foil 10 can be by web-like Copper Foil raw material cut forming according to real needs.
Second step, refers to Fig. 2, and upside photosensitive resin 20 is formed in into the one of the Copper Foil 10 On surface.
3rd step, refers to Fig. 3, and side trench 21 is opened up in the upside photosensitive resin 20.
In present embodiment, side trench 21 on two is opened up in the upside photosensitive resin 20. In present embodiment, the upper side trench 21 is from the upside photosensitive resin 20 away from described The surface of Copper Foil 10 in the upside photosensitive resin 20 to opening up.Described two upper side trench 21 Bearing of trend is consistent (being each perpendicular to drawing inwards), and is parallel to each other.Every upper lateral sulcus Groove 21 runs through the upside photosensitive resin 20.The part Copper Foil 10 is from upside every described Groove 21 exposes.In present embodiment, the upper side trench 21 is perpendicular to its bearing of trend Section is in inverted trapezoidal.The groove width of the upper side trench 21 deviates from from the upside photosensitive resin 20 The surface of the Copper Foil 10 is gradually reduced to the Copper Foil 10.The upper side trench 21 can pass through Exposure imaging is formed.
4th step, refers to Fig. 4, the Copper Foil 10 is made and forms conductive pattern 30.
In present embodiment, the conductive pattern 30 includes 31, two ground connection of a signal line Line 32 and a plurality of wire 33.The holding wire 31 is located between two ground wires 32.Institute Two ground wires 32 are stated to be spaced a plurality of wire 33 and the holding wire 31.The conduction Upside photosensitive resin 20 described in the gap exposed portion of figure 30.
In present embodiment, the bearing of trend and institute of the holding wire 31 and the ground wire 32 The bearing of trend for stating side trench 21 is consistent.On every ground wire 32 is described with one The correspondence of side trench 21.In present embodiment, the holding wire 31 is mutual with the ground wire 32 It is parallel.The holding wire 31 is spaced same distance with ground wire every described 32 respectively.
In present embodiment, the conductive pattern 30 can be formed by etching.
5th step, refers to Fig. 5, the photosensitive resin 40 on the downside of pressing on the conductive pattern 30.
The downside photosensitive resin 40 coats the conductive pattern 30.The downside photosensitive resin 40 gaps for filling up the conductive pattern 30, and bond formation with the upside photosensitive resin 20 Dielectric layer 41.The conductive pattern 30 is located on the center line of the thickness direction of the dielectric layer 41. The conductive pattern 30 is in center line of its thickness direction on the thickness direction of the dielectric layer 41 Symmetrically.
6th step, refers to Fig. 6, and lower side trench 42 is opened up in the downside photosensitive resin 40.
In present embodiment, two lower side trench 42 are opened up in the downside photosensitive resin 40. The lower side trench 42 to open up opening up for direction and the upper side trench 21 in opposite direction.This In implementation method, the lower side trench 42 deviates from the conduction from the downside photosensitive resin 40 The surface of figure 30 in the downside photosensitive resin 40 to opening up.Every lower side trench 42 Run through the downside photosensitive resin 40.The bearing of trend of two lower side trench 42 and institute The bearing of trend for stating two ground wires 32 is consistent.Every the correspondence of lower side trench 42 one connects Ground wire 32.Every ground wire 32 exposes from corresponding lower side trench 42.Under every described Side trench 42 also corresponds to a upper side trench 21.Every the lower side trench 42 is right with it Off normal tolerance between the upper side trench 21 answered is less than or equal to 75 microns.In present embodiment, The lower side trench 42 is trapezoidal perpendicular to the section of its bearing of trend.The lower side trench 42 Groove width led to described away from the surface of the conductive pattern 30 from the downside photosensitive resin 40 Electrograph shape 30 is gradually reduced.The groove width of the lower side trench 42 reduces direction and the upper lateral sulcus The groove width of groove 21 reduces in opposite direction.The lower side trench 42 can be formed by exposure imaging.
7th step, refers to Fig. 7, and side trench 21 inserts upside conductive material 51 on described And downside conductive material 52 is inserted in the lower side trench 42;And in the photosensitive tree in the upside Upside screen layer 61 is formed on fat 20, and is shielded on the downside of formation on the downside photosensitive resin 40 Cover layer 62.
The upside conductive material 51 fills up the upper side trench 21.The upside screen layer 61 Cover the upside photosensitive resin 20.The upside screen layer 61 and the upside conductive material 51 conduct.In present embodiment, the upside conductive material 51 and the upside screen layer 61 form simultaneously.In present embodiment, the upside conductive material 51 includes crystal seed layer 511 And electrodeposited coating 512.The crystal seed layer 511 is formed in the surface of the upper side trench 21.It is described Electrodeposited coating 512 is formed in the surface of the crystal seed layer 511, and fills up the upper side trench 21. The upside screen layer 61 includes crystal seed layer 611 and electrodeposited coating 612.The crystal seed layer 611 is formed On the surface of upside photosensitive resin 20.The electrodeposited coating 612 is formed in the crystal seed layer 611 Surface.In present embodiment, the crystal seed layer 511,611 is formed and is integrated knot simultaneously Structure.The electrodeposited coating 512,612 is formed and is structure as a whole simultaneously.
The downside conductive material 52 fills up the lower side trench 42.The downside screen layer 62 Cover the downside photosensitive resin 40.The downside screen layer 62 and the downside conductive material 52 conduct.In present embodiment, the downside conductive material 52 and the downside screen layer 62 form simultaneously.In present embodiment, the downside conductive material 52 includes crystal seed layer 521 And electrodeposited coating 522.The crystal seed layer 521 is formed in the surface of the lower side trench 42.It is described Electrodeposited coating 522 is formed in the surface of the crystal seed layer 521 and fills up the lower side trench 42.Institute Stating downside screen layer 62 includes crystal seed layer 621 and electrodeposited coating 622.The crystal seed layer 621 is formed in The surface of the downside photosensitive resin 40.The electrodeposited coating 622 is formed in the crystal seed layer 621 Surface.In present embodiment, the crystal seed layer 521,621 is formed and is integrated knot simultaneously Structure.The electrodeposited coating 522,622 is formed and is structure as a whole simultaneously.
In present embodiment, the thickness of the upside screen layer 61 and downside screen layer 62 is identical.
The downside screen layer 62, the downside conductive material 52, the ground wire 32, institute State upside conductive material 51 and the upside screen layer 61 surrounds a shroud sleeve for closure 70.The holding wire 31 is located in the shroud sleeve 70, to avoid the wire 33 and institute The electromagnetic interference between holding wire 31 is stated, while signal transmission electromagnetic field is concentrated on into housing In cylinder, so as to improve signaling rate.In present embodiment, the holding wire 31 is located at On the central shaft of the shroud sleeve 70, further to lift effectiveness and improve letter Number transmission speed.
In present embodiment, the upside conductive material 51, upside screen layer 61, downside is led Electric material 52 and downside screen layer 62 can be formed in the following way.
First, the surface of side trench 21 forms crystal seed layer 511 on described.It is photosensitive in the upside The surface of resin 20 forms crystal seed layer 611.Crystal seed layer 521 is formed on the surface of lower side trench 42. Crystal seed layer 621 is formed on the surface of downside photosensitive resin 40.The crystal seed layer 511,611, 521, and 621 can be formed by the electroless plating mode such as chemical plating, evaporation, sputter.
Then, electrodeposited coating 512 is formed in the electroplating surface of the crystal seed layer 511.The electrodeposited coating 512 fill up the upper side trench 21.Electrodeposited coating is formed in the electroplating surface of the crystal seed layer 611 612.Electrodeposited coating 522 is formed in the electroplating surface of the crystal seed layer 521.The electrodeposited coating 522 is filled out The full lower side trench 42.Electrodeposited coating 622 is formed in the electroplating surface of the crystal seed layer 621.
In other embodiment, the upside conductive material 51 and upside screen layer 61 are described Downside screen layer 62 and downside screen layer 62 are formed when can be different.Now, first, described Conductive material 51,52 is respectively filled in upper side trench 21 and lower side trench 42;Then, respectively Conductive material surface in the surface of upside photosensitive resin 20 and upper side trench 21, downside is photosensitive Conductive material surface in the surface of resin 40 and lower side trench 42 forms crystal seed layer;Finally, exist The seed layer surface forms electrodeposited coating, to form upside screen layer 61 and downside screen layer 62
8th step, refers to Fig. 8, is protected on the upside of the surface of upside screen layer 61 is formed Layer 81;And the surface of downside screen layer 62 formed on the downside of protective layer 82.
The upside protective layer 81 covers the upside screen layer 61.The downside screen layer The 62 covering downside screen layers 62.In present embodiment, the upside protective layer 81 Thickness is identical with the thickness of the downside protective layer 82.
It is understood that in other embodiment, can not also form the upside protective layer 81 and downside protective layer 82.
The specific embodiment of the invention also provides a kind of circuit board 100.The circuit board 100 Can be obtained by foregoing circuit board manufacturing method.
Referring to Fig. 8, the circuit board 100 includes that conductive pattern 30, upside is photosensitive Resin 20, upside conductive material 51, upside screen layer 61, upside protective layer 81, downside Photosensitive resin 40, downside conductive material 52, downside screen layer 62 and downside protective layer 82.
The conductive pattern 30 is located at the middle part of the thickness direction of the circuit board 100.This implementation In mode, the conductive pattern 30 includes 31, two ground wires 32 of a signal line and many Bar wire 33.The holding wire 31 is located between two ground wires 32.The wire 33 relatively described holding wires 31 are located at outside two ground wires 32.In present embodiment, The bearing of trend of the holding wire 31 and the ground wire 32 it is consistent (be each perpendicular to drawing to In).The holding wire 31 is parallel to each other with the ground wire 32.31 points of the holding wire Same distance is not spaced with ground wire every described 32.
The upside photosensitive resin 20 is formed on the downside photosensitive resin 40.The upside Photosensitive resin 20 covers the conductive pattern 30.Offered in the upside photosensitive resin 20 Side trench 21.In present embodiment, the upside photosensitive resin 20 offers two upper lateral sulcus Groove 21.Described two bearing of trends one for going up the bearing of trends of side trench 21 and the ground wire 32 Cause.Every the upper side trench 21 corresponds to a ground wire 32.Every upside Groove 21 runs through the upside photosensitive resin 20, and its corresponding ground wire 32 is from the upside Groove 21 exposes.In present embodiment, the upper side trench 21 is perpendicular to its bearing of trend Section is in inverted trapezoidal.The groove width of the upper side trench 21 deviates from from the upside photosensitive resin 20 The surface of the conductive pattern 30 is gradually reduced to the conductive pattern 30.
The upside conductive material 51 fills up the upper side trench 21.In present embodiment, institute Stating upside conductive material 51 includes crystal seed layer 511 and electrodeposited coating 512.The crystal seed layer 511 is formed The surface of side trench 21 on described.The electrodeposited coating 512 is formed in the crystal seed layer 511 Surface, and fill up the upper side trench 21.
The upside screen layer 61 covers the upside photosensitive resin 20, and is led with the upside Electric material 51 is electrically connected.The upside screen layer 61 includes crystal seed layer 611 and electrodeposited coating 612. The crystal seed layer 611 is formed in the surface of upside photosensitive resin 20.The shape of the electrodeposited coating 612 Into on the surface of the crystal seed layer 611.In present embodiment, the crystal seed layer 611,511 It is structure as a whole.The electrodeposited coating 612,512 is structure as a whole.
The upside protective layer 81 covers the upside screen layer 61.
The downside photosensitive resin 40 covers the conductive pattern 30, fills up the conductive pattern 30 gap, and form dielectric layer 41 with the upside photosensitive resin 20 bonding.The conduction Figure 30 is located on the center line of the thickness direction of the dielectric layer 41.The conductive pattern 30 exists Center line of its thickness direction on the thickness direction of the dielectric layer 41 is symmetrical.The downside sense The correspondence of photopolymer resin 40 ground wire 32 offers lower side trench 42.In present embodiment, institute State downside photosensitive resin 40 and offer two lower side trench 42.Every the lower side trench 42 is equal Through the downside photosensitive resin 40.The bearing of trend of two lower side trench 42 with it is described The bearing of trend of two ground wires 32 is consistent.Every described one ground connection of the correspondence of lower side trench 42 Line 32.Every the lower side trench 42 exposes its corresponding ground wire 32.Every downside Groove 42 also corresponds to a upper side trench 21.Every the lower side trench 42 is corresponding Upper side trench 21 between off normal tolerance be less than or equal to 75 microns.In present embodiment, The lower side trench 42 is trapezoidal perpendicular to the section of its bearing of trend.The lower side trench 42 Groove width led to described away from the surface of the conductive pattern 30 from the downside photosensitive resin 40 Electrograph shape 30 is gradually reduced.The groove width of the lower side trench 42 reduces direction and the upper lateral sulcus The groove width of groove 21 reduces in opposite direction.
The downside conductive material 52 fills up the lower side trench 42.In present embodiment, institute Stating downside conductive material 52 includes crystal seed layer 521 and electrodeposited coating 522.The crystal seed layer 521 is formed On the surface of the lower side trench 42.The electrodeposited coating 522 is formed in the crystal seed layer 521 The lower side trench 42 is simultaneously filled up in surface.
The downside screen layer 62 covers the downside photosensitive resin 40, and is led with the downside Electric material 52 is conducted.In present embodiment, the downside screen layer 62 includes crystal seed layer 621 And electrodeposited coating 622.The crystal seed layer 621 is formed in the surface of the downside photosensitive resin 40. The electrodeposited coating 622 is formed in the surface of the crystal seed layer 621.It is described in present embodiment Crystal seed layer 521,621 is structure as a whole.The electrodeposited coating 522,622 is structure as a whole.Institute The thickness for stating downside screen layer 62 is identical with the thickness of the upside screen layer 61.
The downside protective layer 82 covers the downside screen layer 62.The downside protective layer 82 thickness is identical with the thickness of the upside protective layer 81.
The downside screen layer 62, the downside conductive material 52, the ground wire 32, The upside conductive material 51 and the upside screen layer 61 surround a housing for closure Cylinder 70.The holding wire 31 is located in the shroud sleeve 70, to avoid the wire 33 With the electromagnetic interference between the holding wire 31, while signal transmission electromagnetic field is concentrated on into screen Cover in sleeve, so as to improve signaling rate.In present embodiment, the holding wire 31 On the central shaft of the shroud sleeve 70, further to lift effectiveness and carry High RST transmission speed.
It is understood that in other embodiment, the circuit board 100 also may not include Upside protective layer 81 and downside protective layer 82.
Compared to prior art, circuit board and circuit board manufacturing method that the present invention is provided, by Led in the downside screen layer, the downside conductive material, the ground wire, the upside Electric material and the upside screen layer surround a shroud sleeve for closure, and the holding wire In the shroud sleeve, between other wires and the holding wire of electrically conductive figure Electromagnetic interference, and signal transmission electromagnetic field is concentrated in shroud sleeve, so as to improve Signaling rate.
It is understood that for the person of ordinary skill of the art, can be according to this The technology design of invention makes other various corresponding changes and deformation, and all these changes With the protection domain that deformation should all belong to the claims in the present invention.

Claims (9)

1. a kind of circuit board manufacturing method, including step:
Upside photosensitive resin is formed on a side surface of a Copper Foil;
Side trench on two is opened up in the upside photosensitive resin;
The Copper Foil is made to form the conductive pattern including a signal line and two ground wires Shape, the holding wire be located at two ground wires between, two ground wires respectively with Described two upper side trench correspondences;
The photosensitive resin on the downside of the conductive pattern is closed away from the upside photosensitive resin side pressure;
Opened up in the downside photosensitive resin respectively with side trench corresponding two on described two Side trench under bar;And
Upside conductive material is inserted on described in side trench respectively, in the lower side trench Downside conductive material is inserted, the screen layer on the upside of formation on the upside photosensitive resin, and Downside screen layer is formed on the photosensitive resin of downside, to form the circuit board;
Wherein, the conductive pattern be located at the circuit plate thickness direction middle part, it is described on Side shield layer, upside conductive material, ground wire, downside conductive material and downside screen layer enclose Into the shroud sleeve of closure, the holding wire is located on the central shaft of the shroud sleeve.
2. circuit board manufacturing method as claimed in claim 1, it is characterised in that the circuit board Preparation method is additionally included in the upside shielding layer surface and forms upside protective layer and under described The step of side shield layer surface forms downside protective layer.
3. circuit board manufacturing method as claimed in claim 1, it is characterised in that respectively described Upside conductive material is inserted in upper side trench, downside conduction material is inserted in the lower side trench Material, the screen layer on the upside of formation on the upside photosensitive resin, and on the photosensitive resin of downside The step of forming downside screen layer includes:
The upside flute surfaces, upside photosensitive resin surface, downside flute surfaces and under Side photosensitive resin surface forms crystal seed layer;
The upside flute surfaces, upside photosensitive resin surface, downside flute surfaces and under Plating forms electrodeposited coating on the crystal seed layer on side photosensitive resin surface, and the electrodeposited coating is filled up respectively The upper side trench and the lower side trench, and extend over the upside photosensitive resin surface And the crystal seed layer on the downside photosensitive resin surface.
4. circuit board manufacturing method as claimed in claim 1, it is characterised in that the upper lateral sulcus Groove is in opposite direction with opening up for the lower side trench.
5. a kind of circuit board, including conductive pattern, upside photosensitive resin, upside conductive material, on Side shield layer, downside photosensitive resin, downside conductive material and downside screen layer, the conduction Figure is located at the middle part of the circuit plate thickness direction, and the conductive pattern is formed on described One side surface of side photosensitive resin, the conductive pattern includes two ground wires and positioned at two A signal line between ground wire, the upside photosensitive resin correspondence two ground wires Two upper side trench are offered, the upside conductive material fills up the upper side trench, described Upside screen layer covers the upside photosensitive resin, is led described in the downside photosensitive resin covering Electrograph shape, the downside photosensitive resin correspondence two ground wires offer two lower lateral sulcus Groove, the downside conductive material fills up the lower side trench, and the downside screen layer covers institute State downside photosensitive material, the upside screen layer, upside conductive material, ground wire, downside Conductive material and downside screen layer surround the shroud sleeve of closure, and the holding wire is located at described On the central shaft of shroud sleeve.
6. circuit board as claimed in claim 5, it is characterised in that the circuit board also includes upper Side protective layer and downside protective layer, the upside protective layer cover the upside screen layer, institute State downside protective layer and cover the downside screen layer.
7. circuit board as claimed in claim 5, it is characterised in that every lower side trench pair A upper side trench is answered, it is inclined between the corresponding upper side trench of the lower side trench Position tolerance is less than 75 microns.
8. circuit board as claimed in claim 5, it is characterised in that the groove width of the upper side trench From the upside photosensitive resin away from the conductive pattern surface to the conductive pattern gradually Reduce, the groove width of the lower side trench deviates from the conductive pattern from the downside photosensitive resin Surface be gradually reduced to the conductive pattern.
9. circuit board as claimed in claim 5, it is characterised in that the conductive pattern also includes Be spaced for a plurality of wire and the holding wire by a plurality of wire, two ground wires.
CN201510872539.0A 2015-12-02 2015-12-02 Circuit board and preparation method thereof Pending CN106817836A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201510872539.0A CN106817836A (en) 2015-12-02 2015-12-02 Circuit board and preparation method thereof
TW104141407A TWI597003B (en) 2015-12-02 2015-12-10 Printed circuit board and method for manufacturing same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510872539.0A CN106817836A (en) 2015-12-02 2015-12-02 Circuit board and preparation method thereof

Publications (1)

Publication Number Publication Date
CN106817836A true CN106817836A (en) 2017-06-09

Family

ID=59107599

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510872539.0A Pending CN106817836A (en) 2015-12-02 2015-12-02 Circuit board and preparation method thereof

Country Status (2)

Country Link
CN (1) CN106817836A (en)
TW (1) TWI597003B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110113865A (en) * 2019-05-28 2019-08-09 苏州福莱盈电子有限公司 A kind of circuit board structure and preparation method thereof for preventing high-frequency signal from revealing
CN114080088A (en) * 2020-08-10 2022-02-22 鹏鼎控股(深圳)股份有限公司 Circuit board and preparation method thereof

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109413836B (en) * 2017-08-15 2021-04-20 鹏鼎控股(深圳)股份有限公司 Circuit board and preparation method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6138347A (en) * 1993-12-10 2000-10-31 Ericsson Ge Mobile Communications Inc. Method and apparatus for the suppression of electromagnetic interference in an electronic system
CN1625925A (en) * 2002-02-04 2005-06-08 英特尔公司 Power-ground plane partitioning and via connection to utilize channel/trenches for power delivery
CN203574934U (en) * 2013-11-13 2014-04-30 方太勋 PCB board
CN104837301A (en) * 2014-02-12 2015-08-12 富葵精密组件(深圳)有限公司 Flexible circuit board possessing shielding structure and manufacturing method of flexible circuit board

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100700922B1 (en) * 2005-10-17 2007-03-28 삼성전기주식회사 Substrate having embedded passive devices and Manufacturing method thereof
TWI305479B (en) * 2006-02-13 2009-01-11 Advanced Semiconductor Eng Method of fabricating substrate with embedded component therein
JP2009277916A (en) * 2008-05-15 2009-11-26 Shinko Electric Ind Co Ltd Wiring board, manufacturing method thereof, and semiconductor package

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6138347A (en) * 1993-12-10 2000-10-31 Ericsson Ge Mobile Communications Inc. Method and apparatus for the suppression of electromagnetic interference in an electronic system
CN1625925A (en) * 2002-02-04 2005-06-08 英特尔公司 Power-ground plane partitioning and via connection to utilize channel/trenches for power delivery
CN203574934U (en) * 2013-11-13 2014-04-30 方太勋 PCB board
CN104837301A (en) * 2014-02-12 2015-08-12 富葵精密组件(深圳)有限公司 Flexible circuit board possessing shielding structure and manufacturing method of flexible circuit board

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110113865A (en) * 2019-05-28 2019-08-09 苏州福莱盈电子有限公司 A kind of circuit board structure and preparation method thereof for preventing high-frequency signal from revealing
CN114080088A (en) * 2020-08-10 2022-02-22 鹏鼎控股(深圳)股份有限公司 Circuit board and preparation method thereof

Also Published As

Publication number Publication date
TWI597003B (en) 2017-08-21
TW201724930A (en) 2017-07-01

Similar Documents

Publication Publication Date Title
CN105304582B (en) Package structure and method for fabricating the same
US9282632B2 (en) Multilayer circuit substrate
CN106605454B (en) Multi-layer flexible printed circuit board and its manufacturing method
CN110073488A (en) Module
CN106158814B (en) Circuit board and its manufacturing method with embedding passive block
US20150235966A1 (en) Wiring board and semiconductor device using the same
CN104349575B (en) Flexible PCB and preparation method thereof
WO2004017687A1 (en) Improved structure of stacked vias in multiple layer electronic device carriers
CN106158773B (en) Semiconductor packages and its manufacturing method with embedded components
CN105870076A (en) Semiconductor package structure and semiconductor manufacturing process
CN107305848B (en) Package substrate, encapsulating structure and preparation method thereof
CN108966478B (en) Flexible circuit board and manufacturing method thereof
CN105321915A (en) Embedded board and method of manufacturing the same
KR102186146B1 (en) Package board, method of manufacturing the same and semiconductor package using the same
CN106817836A (en) Circuit board and preparation method thereof
KR102254874B1 (en) Package board and method for manufacturing the same
US20130133940A1 (en) System in package module and method of fabricating the same
US9986640B2 (en) Coil component and method of manufacturing the same
KR102262907B1 (en) Package substrate, package, package on package and maunfacutring method of package substrate
CN105530768B (en) A kind of production method and circuit board of circuit board
KR20200069626A (en) Coil electronic component
CN104966709B (en) Package substrate and preparation method thereof
JP2012033529A (en) Wiring board
US11076482B2 (en) Printed circuit board
CN106973483A (en) Flexible PCB and preparation method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information
CB02 Change of applicant information

Address after: Guangdong city of Shenzhen province Baoan District Songgang street Chuanyan Luo Lu Yan

Applicant after: Peng Ding Holdings (Shenzhen) Limited by Share Ltd

Applicant after: Hongqisheng Precision Electronic (Qinhuangdao) Co., Ltd.

Applicant after: Peng Ding Polytron Technologies Inc

Address before: 518000 Guangdong city of Shenzhen province Baoan District Songgang streets Yan Chuanyan Luzhen Luo Ding Technology Park plant A1 building to building A3

Applicant before: Fuku Precision Components (Shenzhen) Co., Ltd.

Applicant before: Hongqisheng Precision Electronic (Qinhuangdao) Co., Ltd.

Applicant before: Peng Ding Polytron Technologies Inc

RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20170609