CN106772185B - Signal interval or period detection method and device for oscilloscope - Google Patents
Signal interval or period detection method and device for oscilloscope Download PDFInfo
- Publication number
- CN106772185B CN106772185B CN201710019656.1A CN201710019656A CN106772185B CN 106772185 B CN106772185 B CN 106772185B CN 201710019656 A CN201710019656 A CN 201710019656A CN 106772185 B CN106772185 B CN 106772185B
- Authority
- CN
- China
- Prior art keywords
- signal
- digital
- period
- interval
- rising edge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R35/00—Testing or calibrating of apparatus covered by the other groups of this subclass
Abstract
The application discloses a signal interval or cycle detection device for an oscilloscope, including: the system comprises an analog-to-digital converter, a processing chip, a crystal oscillator and a phase-locked loop; converting an analog signal input by an oscilloscope into a digital signal, enabling the clock frequency characteristic of the input signal to be reflected by the sampling frequency of analog-to-digital conversion, comparing the digital signal with the digital signal for level comparison, and performing a series of analysis and calculation on the rising edge occurrence time of the high/low level signal obtained by comparison to obtain a signal interval/period statistical result; the analog-to-digital conversion sampling clock of the device and the chip processing clock are always in a multiple relation, the processing clock is far larger than the sampling clock, the efficiency of input signal interval/period statistics is improved, when the clock frequency is limited, the precision deviation of the input signal interval/period statistics is reduced, and the signal frequency capable of carrying out interval/period statistics is improved. Correspondingly, the application also discloses a signal interval or period detection method for the oscilloscope.
Description
Technical Field
The present application relates to the field of oscilloscopes, and in particular, to a method and an apparatus for detecting a signal interval or period of an oscilloscope.
Background
In electronic design, the quality of electronic signal transmission and the size of electronic signal interval or period are important technical indexes, and an oscilloscope is generally used for collecting and analyzing waveforms near interval signals, so that requirements are made on the accuracy of signal interval/period detection and the stability of interval triggering of the oscilloscope. As shown in fig. 1, in the prior art, an input analog signal is compared with an analog level to obtain a serial high/low level, the serial high/low level is sent to a processing chip, the processing chip uses its own processing clock to count the time between two continuous rising edges of the high/low level, and finally, the statistical value of the processing clock is multiplied by the period of the processing clock to obtain the interval period/value of the input signal.
In the prior art, the clock frequency of the intervals or cycles is limited by the process speed of the processing chip, and the like. Therefore, the following disadvantages exist in pulse width statistics:
1. the input signal frequency and the processing clock belong to asynchronous signals, and when interval/period statistics is carried out, the input signal is firstly required to be synchronized to a clock domain of the processing clock, and the synchronous operation causes that at least 1-2 processing clock period deviations exist between the counted interval/period value and the real interval/period value of the input signal;
2. when the interval/period of the input signal does not have a multiple relation with the processing clock period, an error of 0-1 clock period exists between the actually calculated interval/period value and the interval/period of the input signal;
3. when the input signal interval/period is less than the processing clock period, interval/period statistics will not be possible.
Disclosure of Invention
The application provides a signal interval or period detection method and device for an oscilloscope, which can improve the efficiency of input signal interval/period statistics, reduce the precision deviation of the input signal interval/period statistics and improve the signal frequency capable of carrying out interval/period statistics when the clock frequency is limited.
According to a first aspect of the present application, there is provided a signal interval or period detection method for an oscilloscope, comprising the steps of:
receiving an analog signal, and performing analog-to-digital conversion on the analog signal to obtain a high-speed digital signal;
converting the high-speed digital signal into a low-speed parallel digital signal;
comparing the parallel digital signal with a digital comparison level to generate a high/low level signal;
acquiring the rising edge occurrence time of each processing clock period of the high/low level signal, and generating a digital lookup table according to the high/low level signal duration before, between and after the rising edge of each processing clock period signal;
and obtaining the signal interval/period of each processing clock period according to the digital lookup table, and counting all the signal intervals/periods to obtain the interval/period counting result.
According to a second aspect of the present application, there is provided a signal interval or period detecting apparatus for an oscilloscope, comprising:
the first module is used for receiving an analog signal and carrying out analog-to-digital conversion on the analog signal to obtain a high-speed digital signal;
a second module for converting the high-speed digital signal to a low-speed parallel digital signal;
a third module for comparing the parallel digital signal with a digital comparison level to generate a high/low level signal;
the fourth module is used for acquiring the rising edge occurrence time of each processing clock period of the high/low level signal and generating a digital lookup table according to the high/low level signal duration before, between and after the rising edge of each processing clock period signal;
and the fifth module is used for obtaining the signal interval/period of each processing clock period according to the digital lookup table, and counting all the signal intervals/periods to obtain the statistical result of the intervals/periods.
According to a third aspect of the present application, there is provided a signal interval or period detecting apparatus for an oscilloscope, comprising:
the analog-to-digital converter is used for receiving an analog signal and performing analog-to-digital conversion on the analog signal to obtain a high-speed digital signal;
the processing chip is used for converting the high-speed digital signal into a low-speed parallel digital signal, comparing the parallel digital signal with a digital comparison level to generate a high/low level signal, acquiring the rising edge occurrence time of each processing clock period of the high/low level signal, generating a digital lookup table according to the high/low level signal duration time before the rising edge of each processing clock period, between the rising edges of the signals and after the rising edge, and obtaining an interval/period statistical result according to the digital lookup table.
In some embodiments, the processing chip comprises a digital signal receiving module, a digital comparator, a digital lookup table module, and an interval/period statistics module; the digital signal receiving module converts the high-speed digital signal into a low-speed parallel digital signal; the digital comparator compares the parallel digital signal with a digital comparison level to generate a high/low level signal; the digital lookup table module acquires the rising edge occurrence time of each processing clock period of the high/low level signal, and generates a digital lookup table according to the high/low level signal duration time before the rising edge, between the rising edges and after the rising edge of each processing clock period; and the interval/period counting module obtains the signal interval/period of each processing clock period according to the digital lookup table, and counts all the signal intervals/periods to obtain the interval/period counting result.
In some embodiments, the chip further comprises a crystal oscillator for generating a clock frequency, and a phase-locked loop for receiving the clock frequency, wherein a first output terminal of the phase-locked loop outputs an analog-to-digital conversion sampling clock to the analog-to-digital converter, and a second output terminal of the phase-locked loop outputs a chip processing clock to the processing chip.
In some embodiments, the processing chip is a PFGA.
In some embodiments, the digital lookup table is stored in an internal memory of the PFGA.
According to a fourth aspect of the present application, there is provided a signal interval or period detecting apparatus for an oscilloscope, comprising: the device comprises an analog-to-digital converter, a processor, a memory and one or more programs, wherein the analog-to-digital converter is used for receiving an analog signal and carrying out analog-to-digital conversion on the analog signal to obtain a high-speed digital signal; the processor receives the high-speed digital signal, executes the one or more programs, the one or more programs stored in the memory, and is operable to: receiving an analog signal, and performing analog-to-digital conversion on the analog signal to obtain a high-speed digital signal; converting the high-speed digital signal into a low-speed parallel digital signal; comparing the parallel digital signal with a digital comparison level to generate a high/low level signal; acquiring the rising edge occurrence time of each processing clock period of the high/low level signal, and generating a digital lookup table according to the high/low level signal duration before, between and after the rising edge of each processing clock period signal; and obtaining the signal interval/period of each processing clock period according to the digital lookup table, and counting all the signal intervals/periods to obtain the interval/period counting result.
According to a fifth aspect of the present application, there is provided an oscilloscope, comprising the signal interval or period detecting apparatus described above.
According to a sixth aspect of the present application, there is provided a readable storage medium characterized by storing a program for executing a signal interval or period detecting method for an oscilloscope.
The beneficial effect of this application is: the analog-to-digital conversion is carried out on the input signal, the clock frequency characteristic of the input signal is reflected by the sampling frequency of the analog-to-digital conversion, and because the analog-to-digital conversion sampling clock is respectively output to the analog-to-digital converter and the output chip processing clock is respectively output to the processing chip through two output ends of the phase-locked loop, the sampling clock of the analog-to-digital converter and the processing clock of the processing chip are always in a multiple relation, the efficiency of input signal interval/period statistics is improved, when the clock frequency is limited, the precision deviation of the input signal interval/period statistics is reduced, and the signal frequency capable of carrying out interval/period statistics is improved. When the input signal interval/period and the processing clock period have no multiple relation, the actually calculated interval/period value and the interval/period of the input signal have no error; when the input signal interval/period is less than the processing clock period, interval/period statistics may still be performed.
Drawings
FIG. 1 is a schematic diagram of a prior art method for detecting signal intervals or periods in an oscilloscope;
FIG. 2 is a flow chart of a signal interval or period detection method for an oscilloscope according to the present application;
FIG. 3 is a timing diagram of a signal interval or period detection method for an oscilloscope according to the present application;
FIG. 4 is a block diagram of a signal interval or period detection device for an oscilloscope according to the present invention;
FIG. 5 is a block diagram of a processing chip according to the present disclosure;
fig. 6 is a system diagram of a signal interval or period detection device for an oscilloscope according to the present application.
Detailed Description
The present application will be described in further detail below with reference to the accompanying drawings by way of specific embodiments.
The first embodiment is as follows:
referring to fig. 2, a signal interval or period detecting method for an oscilloscope is provided, which includes the steps of:
specifically, referring to the timing diagram shown in fig. 3, one period is T (T is the processing clock of the processing chip 2), and taking the nth period as an example, the signal duration includes three parts, which are: signal duration T2(n) between the first rising edge and the last rising edge of the current clock cycle, signal duration T1(n) before the first rising edge of the current clock cycle, signal duration T3(n) after the last rising edge of the current clock cycle;
Referring to the timing diagram shown in fig. 3, in the nth period, there are two valid signal intervals/periods P, where the first is P1 ═ T3(N-1) + T1(N), the second is P2 ═ T2(N), and so on, to obtain each clock period interval/period P, and count all intervals/periods P, and obtain the interval/period count result.
Note that when generating the digital lookup table, there may be no input signal inversion in a certain clock cycle, that is, when the input signal level of the lookup table is all 0 (T1(x) ═ T, T2(x) ═ 0, T3(x) ═ 0), when the input signal level of the lookup table is all 1 (T1(x) ═ T, T2(x) ═ 0, T3(x) ═ 0). For example, when an input signal pulse traverses multiple processing clock cycles, the digital look-up table results for multiple clock cycles need to be added to obtain the interval/period statistics of the pulse signal.
Referring to fig. 4, a signal interval or period detecting apparatus for an oscilloscope provided for the present application includes: the device comprises an analog-digital converter 1, a processing chip 2, a crystal oscillator 3 and a phase-locked loop 4.
The analog-to-digital converter 1 is used for receiving an analog signal and performing analog-to-digital conversion on the analog signal to obtain a high-speed digital signal.
The processing chip 2 is used for converting the high-speed digital signal into a low-speed parallel digital signal, comparing the parallel digital signal with a digital comparison level to generate a high/low level signal, acquiring the rising edge occurrence time of each processing clock period of the high/low level signal, generating a digital lookup table, and obtaining an interval/period statistical result according to the digital lookup table.
As shown in fig. 5, in an embodiment, the processing chip 2 is a PFGA, and the processing of the high-speed digital signal is performed in an FPGA, and includes a digital signal receiving module 21, a digital comparator 22, a digital look-up table module 23, and an interval/period counting module 24.
The digital signal receiving module 21 converts the high-speed digital signal into a low-speed parallel digital signal for processing by the FPGA.
The digital comparator 22 compares the parallel digital signal with a digital comparison level, generating a high/low level signal.
The digital lookup table module 23 obtains the rising edge occurrence time of each processing clock cycle of the high/low level signal to generate a digital lookup table, and the digital lookup table is stored in a storage unit inside the FPGA. The digital lookup table includes: the high/low level signal duration T1(x) before the rising edge of the signal, the high/low level signal duration T2(x) between the rising edges, and the high/low level signal duration T3(x) after the rising edge of each processing clock cycle signal, x being 0,1,2 … n ….
For example, referring to the timing diagram shown in fig. 3, the digital lookup table module 23 obtains one rising edge in the N-1 th cycle, obtains two rising edges in the N-th cycle, and obtains, according to the time when the rising edge occurs, a high/low signal duration T1(x) before the rising edge, a high/low signal duration T2(x) between the rising edges, and a high/low signal duration T3(x) after the rising edge, which are respectively: period N-1: t1(N-1), T3(N-1), Nth cycle: t1(n), T2(n), T3(n), and so on to obtain the signal timing time for each processing clock cycle.
The interval/period counting module 24 obtains the signal interval/period of each processing clock period according to the signal duration of the digital lookup table, and counts the signal interval/period to obtain an interval/period counting result. For example, referring to the timing chart shown in fig. 3, the interval/period counting module 24 obtains two valid signal intervals/periods P according to the signal durations of the N-1 th period and the N-th period, where the first is P1 ═ T3(N-1) + T1(N), the second is P2 ═ T2(N), and so on, to obtain each clock period interval/period P, and counts all the intervals/periods P, and obtains an interval/period counting result. .
And the crystal oscillator 3 is used for generating clock frequency.
The phase-locked loop 4 receives the clock frequency, a first output end of the phase-locked loop outputs an analog-to-digital conversion sampling clock to the analog-to-digital converter 1, a second output end of the phase-locked loop outputs a chip processing clock to the processing chip 2, so that the sampling clock of the analog-to-digital converter 1 and the processing clock of the processing chip 2 are in a multiple relation, the processing clock is far larger than the sampling clock, and the detectable minimum interval/period is 2 sampling clocks.
In summary, since the input signal is subjected to analog-to-digital conversion, the problem of the clock frequency of the input signal is effectively solved, because the clock frequency characteristic of the input signal is reflected by the sampling frequency of the analog-to-digital conversion, and because the device of the present application ensures that the sampling clock and the processing clock are in a multiple relation, the efficiency of the interval/period statistics of the input signal is improved, when the clock frequency is limited, the precision deviation of the interval/period statistics of the input signal is reduced, and the signal frequency capable of performing the interval/period statistics is improved. When the input signal interval/period and the processing clock period have no multiple relation, the actually calculated interval/period value and the interval/period of the input signal have no error; when the input signal interval/period is less than the processing clock period, interval/period statistics may still be performed.
Example two:
the signal interval or period detection method for the oscilloscope can be realized through software.
Referring to fig. 6, a system diagram of a signal interval or period detecting device for an oscilloscope according to the present application includes: analog-to-digital converter 1, processor 5, memory 6, and one or more programs.
The analog-to-digital converter 1 is used for receiving the analog signal and performing analog-to-digital conversion on the analog signal to obtain a high-speed digital signal.
The processor 5 receives the high-speed digital signal and executes the one or more programs.
One or more programs are stored in the memory 6 for performing the following operations:
receiving an analog signal, and performing analog-to-digital conversion on the analog signal to obtain a high-speed digital signal;
converting the high-speed digital signal into a low-speed parallel digital signal;
comparing the parallel digital signal with a digital comparison level to generate a high/low level signal;
acquiring the rising edge occurrence time of each processing clock period of the high/low level signal, and generating a digital lookup table according to the high/low level signal duration before, between and after the rising edge of each processing clock period signal;
and obtaining the signal interval/period of each processing clock period according to the digital lookup table, and counting all the signal intervals/periods to obtain the interval/period counting result.
Example three:
the application also provides an oscilloscope, which comprises the signal interval or period detection device, and the device is used for detecting the interval or period of the input signal.
Those skilled in the art will appreciate that all or part of the steps of the various methods in the above embodiments may be implemented by instructions associated with hardware via a program, which may be stored in a computer-readable storage medium, and the storage medium may include: read-only memory, random access memory, magnetic or optical disk, and the like.
The foregoing is a more detailed description of the present application in connection with specific embodiments thereof, and it is not intended that the present application be limited to the specific embodiments thereof. It will be apparent to those skilled in the art from this disclosure that many more simple derivations or substitutions can be made without departing from the inventive concepts herein.
Claims (7)
1. A method for signal interval or period detection for an oscilloscope, comprising the steps of:
receiving an analog signal, and performing analog-to-digital conversion on the analog signal to obtain a high-speed digital signal;
converting the high-speed digital signal into a low-speed parallel digital signal;
comparing the parallel digital signal with a digital comparison level to generate a high/low level signal;
acquiring the rising edge occurrence time of each processing clock period of the high/low level signal, and generating a digital lookup table according to the high/low level signal duration before, between and after the rising edge of each processing clock period signal; the digital lookup table includes: a high/low level signal duration T1(x) before the first rising edge of each processing clock cycle signal, a high/low level signal duration T2(x) between the first rising edge and the last rising edge, and a high/low level signal duration T3(x) after the last rising edge, x being 0,1,2 … n …;
and obtaining the signal interval/period of each processing clock period according to the digital lookup table, and counting all the signal intervals/periods to obtain the interval/period counting result.
2. A signal interval or period detection apparatus for an oscilloscope, comprising:
the analog-to-digital converter is used for receiving an analog signal and performing analog-to-digital conversion on the analog signal to obtain a high-speed digital signal;
the processing chip is used for converting the high-speed digital signal into a low-speed parallel digital signal, comparing the parallel digital signal with a digital comparison level to generate a high/low level signal, acquiring the rising edge occurrence time of each processing clock period of the high/low level signal, generating a digital lookup table according to the high/low level signal duration time before the rising edge of each processing clock period, between the rising edges of the signals and after the rising edge, and obtaining an interval/period statistical result according to the digital lookup table;
the digital lookup table includes: the high/low level signal duration T1(x) before the first rising edge of each processing clock cycle signal, the high/low level signal duration T2(x) between the first rising edge and the last rising edge, and the high/low level signal duration T3(x) after the last rising edge, x being 0,1,2 … n ….
3. The signal interval or period detecting device for an oscilloscope of claim 2, wherein said processing chip comprises a digital signal receiving module, a digital comparator, a digital lookup table module and an interval/period statistic module; the digital signal receiving module converts the high-speed digital signal into a low-speed parallel digital signal; the digital comparator compares the parallel digital signal with a digital comparison level to generate a high/low level signal; the digital lookup table module acquires the rising edge occurrence time of each processing clock period of the high/low level signal, and generates a digital lookup table according to the high/low level signal duration time before the rising edge, between the rising edges and after the rising edge of each processing clock period; and the interval/period counting module obtains the signal interval/period of each processing clock period according to the digital lookup table, and counts all the signal intervals/periods to obtain the interval/period counting result.
4. The apparatus of claim 2, further comprising a crystal oscillator for generating a clock frequency and a phase locked loop for receiving the clock frequency, wherein a first output terminal of the phase locked loop outputs an analog-to-digital conversion sampling clock to the analog-to-digital converter, and a second output terminal of the phase locked loop outputs a chip processing clock to the processing chip; the processing chip is a PFGA, and the digital lookup table is stored in an internal memory of the PFGA.
5. A signal interval or period detection apparatus for an oscilloscope, comprising: the device comprises an analog-to-digital converter, a processor, a memory and one or more programs, wherein the analog-to-digital converter is used for receiving an analog signal and carrying out analog-to-digital conversion on the analog signal to obtain a high-speed digital signal; the processor receives the high-speed digital signal, executes the one or more programs, the one or more programs stored in the memory, and is operable to: receiving an analog signal, and performing analog-to-digital conversion on the analog signal to obtain a high-speed digital signal; converting the high-speed digital signal into a low-speed parallel digital signal; comparing the parallel digital signal with a digital comparison level to generate a high/low level signal; acquiring the rising edge occurrence time of each processing clock period of the high/low level signal, and generating a digital lookup table according to the high/low level signal duration before, between and after the rising edge of each processing clock period signal; obtaining the signal interval/period of each processing clock period according to the digital lookup table, and counting all the signal intervals/periods to obtain the interval/period counting result;
the digital lookup table includes: the high/low level signal duration T1(x) before the first rising edge of each processing clock cycle signal, the high/low level signal duration T2(x) between the first rising edge and the last rising edge, and the high/low level signal duration T3(x) after the last rising edge, x being 0,1,2 … n ….
6. An oscilloscope comprising a signal interval or period detection apparatus as claimed in any one of claims 2 to 5.
7. A readable storage medium characterized by storing a program for executing the method of claim 1.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710019656.1A CN106772185B (en) | 2017-01-11 | 2017-01-11 | Signal interval or period detection method and device for oscilloscope |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710019656.1A CN106772185B (en) | 2017-01-11 | 2017-01-11 | Signal interval or period detection method and device for oscilloscope |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106772185A CN106772185A (en) | 2017-05-31 |
| CN106772185B true CN106772185B (en) | 2020-03-10 |
Family
ID=58947721
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710019656.1A Active CN106772185B (en) | 2017-01-11 | 2017-01-11 | Signal interval or period detection method and device for oscilloscope |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106772185B (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108956160B (en) * | 2018-08-10 | 2020-05-05 | 延锋伟世通电子科技（上海）有限公司 | Method, system and device for measuring warning sound parameters of vehicle-mounted entertainment equipment and computer readable storage medium |
| CN109725196A (en) * | 2019-01-08 | 2019-05-07 | 优利德科技(中国)股份有限公司 | A kind of frequency meter and the method for measuring duty ratio and frequency |
| CN111487447B (en) * | 2020-05-09 | 2022-06-28 | 深圳市鼎阳科技股份有限公司 | Digital oscilloscope for realizing rapid measurement |
| CN111756376B (en) * | 2020-06-24 | 2023-08-15 | 苏州瑞迈斯科技有限公司 | Signal sampling device, system and method |
| CN114839414B (en) * | 2022-06-30 | 2022-09-06 | 深圳市鼎阳科技股份有限公司 | Sampling time interval monitoring device and method for oscilloscope and oscilloscope |
| CN115902357B (en) * | 2023-02-15 | 2023-06-06 | 海的电子科技(苏州)有限公司 | Method and device for detecting unknown waveform voltage signal and storage medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101160722A (en) * | 2005-04-18 | 2008-04-09 | Nxp股份有限公司 | Circuit arrangement, in particular phase-locked loop, as well as corresponding method |
| CN102147426A (en) * | 2010-11-18 | 2011-08-10 | 电子科技大学 | Broadband triggering circuit of digital oscilloscope |
| CN104749407A (en) * | 2013-12-27 | 2015-07-01 | 深圳市鼎阳科技有限公司 | Oscilloscope trigger pulse width detection method, oscilloscope trigger pulse width detection device and oscilloscope |
| CN105388437A (en) * | 2015-10-13 | 2016-03-09 | 江苏绿扬电子仪器集团有限公司 | Method for testing waveform capture rate of digital storage oscilloscope |
-
2017
- 2017-01-11 CN CN201710019656.1A patent/CN106772185B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101160722A (en) * | 2005-04-18 | 2008-04-09 | Nxp股份有限公司 | Circuit arrangement, in particular phase-locked loop, as well as corresponding method |
| CN102147426A (en) * | 2010-11-18 | 2011-08-10 | 电子科技大学 | Broadband triggering circuit of digital oscilloscope |
| CN104749407A (en) * | 2013-12-27 | 2015-07-01 | 深圳市鼎阳科技有限公司 | Oscilloscope trigger pulse width detection method, oscilloscope trigger pulse width detection device and oscilloscope |
| CN105388437A (en) * | 2015-10-13 | 2016-03-09 | 江苏绿扬电子仪器集团有限公司 | Method for testing waveform capture rate of digital storage oscilloscope |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106772185A (en) | 2017-05-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106772185B (en) | Signal interval or period detection method and device for oscilloscope | |
| KR102309359B1 (en) | Time-to-digital converter with increased range and sensitivity | |
| CN109387776B (en) | Method of measuring clock jitter, clock jitter measuring circuit, and semiconductor device | |
| CN109032498B (en) | Waveform quantization synchronization method of multi-FPGA multi-channel acquisition system | |
| US20070047458A1 (en) | Timestamp generator | |
| CN103368676B (en) | A kind of strange land based on cyclic pulse signal synchronous data sampling method and system | |
| CN113092858B (en) | High-precision frequency scale comparison system and comparison method based on time-frequency information measurement | |
| CN104849549B (en) | Measure the method and system of pulse frequency | |
| CN107911102B (en) | Synchronous filter and method for cross-clock domain asynchronous data | |
| US20100001769A1 (en) | Method and Apparatus for Synchronizing Time Stamps | |
| CN101706521A (en) | Digital storage oscilloscope with function of time base fine tuning | |
| JP2012142889A (en) | Communication circuit and sampling adjustment method | |
| CN112486008B (en) | Resolution-adjustable time measurement statistical system and method based on TDC | |
| CN110887992A (en) | Clock frequency detection circuit | |
| CN106645780A (en) | Rotating speed detection method and system base on DSP | |
| US11736110B2 (en) | Time-to-digital converter (TDC) to operate with input clock signals with jitter | |
| CN103067016A (en) | Assembly line hour converter and method thereof | |
| JP2011191178A (en) | Time-width measuring device | |
| CN107478883B (en) | A kind of method and apparatus for realizing any N times of equivalent sampling | |
| US10972116B2 (en) | Time to digital converter and A/D conversion circuit | |
| CN110988961B (en) | Signal processing method and device and detection system | |
| CN107247183B (en) | Phase measurement system and method | |
| CN114441860B (en) | Digital pulse width capturing system and method | |
| US20040114469A1 (en) | Multi-phase clock time stamping | |
| CN104977978A (en) | Acquiring and processing method for non-synchronizing signals of system clock |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 518000 Guangdong Province, Baoan District, Baoan District, Xin'an Street, Xingdong Community, 68 District, Antongda Industrial Factory Area, 4 factories, 3 floors, 5 office buildings, 1-3 floors Applicant after: Shenzhen dingyang Technology Co., Ltd Address before: Shenzhen City, Guangdong province Baoan District 518000 District 68 road left three Antongda Industrial Park, 4 floor Applicant before: Shenzhen Siglent Technologies Co., Ltd. |
|
| CB02 | Change of applicant information | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |