CN106711199A - 一种p型CuNSnO非晶氧化物半导体薄膜及其制备方法 - Google Patents

一种p型CuNSnO非晶氧化物半导体薄膜及其制备方法 Download PDF

Info

Publication number
CN106711199A
CN106711199A CN201610914013.9A CN201610914013A CN106711199A CN 106711199 A CN106711199 A CN 106711199A CN 201610914013 A CN201610914013 A CN 201610914013A CN 106711199 A CN106711199 A CN 106711199A
Authority
CN
China
Prior art keywords
type
cunsno
oxide semiconductor
amorphous oxide
cusrsno
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610914013.9A
Other languages
English (en)
Other versions
CN106711199B (zh
Inventor
吕建国
于根源
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhejiang University ZJU
Original Assignee
Zhejiang University ZJU
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhejiang University ZJU filed Critical Zhejiang University ZJU
Priority to CN201610914013.9A priority Critical patent/CN106711199B/zh
Publication of CN106711199A publication Critical patent/CN106711199A/zh
Application granted granted Critical
Publication of CN106711199B publication Critical patent/CN106711199B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • H01L29/247Amorphous materials
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/08Oxides
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/34Sputtering
    • C23C14/35Sputtering by application of a magnetic field, e.g. magnetron sputtering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02422Non-crystalline insulating materials, e.g. glass, polymers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02565Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02631Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H01L29/78693Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate the semiconducting oxide being amorphous

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Physical Vapour Deposition (AREA)

Abstract

本发明公开了一种p型CuNSnO非晶氧化物半导体薄膜,其中N元素为非III族元素,具有较低标准电势,与O有高的结合能,形成的氧化物为高阻氧化物,且其禁带宽度大于3eV,为Si、Ge、Hf、Zr、Mg、Mn、Fe、Nb、V、Sr、Ba、Rh、Co、Ca中任一种;且Cu为+1价,为材料的基体元素,与O结合形成材料的p型导电特性;N与O结合,在基体中作为空穴浓度的控制元素;Sn为+2价,与O结合也提供p型导电,且具有球形电子轨道,在非晶状态下电子云高度重合,起到空穴传输通道的作用。本发明还公开了制备p型CuSrSnO非晶氧化物半导体薄膜的方法,利用CuSrSnO陶瓷片为靶材,采用射频磁控溅射方。制得的,p型CuSrSnO非晶薄膜的空穴浓度达到1013~1015cm‑3。本发明所公开的薄膜可以用于P型非晶薄膜晶体管。

Description

一种p型CuNSnO非晶氧化物半导体薄膜及其制备方法
技术领域
本发明涉及一种非晶氧化物半导体薄膜,尤其涉及一种p型非晶氧化物半导体薄膜及其制备方法。
背景技术
薄膜晶体管(TFT)是微电子特别是显示工程领域的核心技术之一。目前,TFT主要是基于非晶硅(a-Si)技术,但是a-Si TFT是不透光的,光敏性强,需要加掩膜层,显示屏的像素开口率低,限制了显示性能,而且a-Si迁移率较低(~2 cm2/Vs),不能满足一些应用需求。基于多晶硅(p-Si)技术的TFT虽然迁移率高,但是器件均匀性较差,而且制作成本高,这限制了它的应用。此外,有机半导体薄膜晶体管(OTFT)也有较多的研究,但是OTFT的稳定性不高,迁移率也比较低(~1 cm2/Vs),这对其实际应用是一个较大制约。
为解决上述问题,人们近年来开始致力于非晶氧化物半导体(AOS)TFT的研究,其中最具代表性的是InGaZnO。与Si基TFT不同,AOS TFT具有如下优点:可见光透明,光敏退化性小,不用加掩膜层,提高了开口率,可解决开口率低对高分辨率、超精细显示屏的限制;易于室温沉积,适用于有机柔性基板;迁移率较高,可实现高的开/关电流比,较快的器件响应速度,应用于高驱动电流和高速器件;特性不均较小,电流的时间变化也较小,可抑制面板的显示不均现象,适于大面积化用途。
由于金属氧化物特殊的电子结构,氧原子的2p能级一般都远低于金属原子的价带电子能级,不利于轨道杂化,因而O 2p轨道所形成的价带顶很深,局域化作用很强,因而空穴被严重束缚,表现为深受主能级,故此,绝大多数的氧化物本征均为n型导电,具有p型导电特性的氧化物屈指可数。目前报道的p型导电氧化物半导体主要为SnO、NiO、Cu2O、CuAlO2等为数不多的几种,但这些氧化物均为晶态结构,不是非晶形态。目前人们正在研究的AOS如InGaZnO等均为n型半导体,具有p型导电的非晶态氧化物半导体几乎没有。因而,目前报道的AOS TFT均为n型沟道,缺少p型沟道的AOS TFT,这对AOS TFT在新一代显示、透明电子学等诸多领域的应用产生了很大的制约。因而,设计和寻找并p型导电的非晶氧化物半导体薄膜是人们亟需解决的一个难题。
发明内容
本发明针对实际应用需求,拟提供一种p型非晶氧化物半导体薄膜及其制备方法。
本发明提供了一种p型CuNSnO非晶氧化物半导体薄膜,N元素具有下述共性:N为非III族元素,具有较低的标准电势,与O有高的结合能,N与O形成的氧化物为高阻氧化物,且其禁带宽度大于3eV,包括Si、Ge、Hf、Zr、Mg、Mn、Fe、Nb、V、Sr、Ba、Rh、Co、Ca。在p型CuNSnO体系中:Cu为+1价,为材料的基体元素,与O结合形成材料的p型导电特性;N具有较低的标准电势,与O有高的结合能,在基体中作为空穴浓度的控制元素;Sn为+2价,与O结合也能提供p型导电,且具有球形电子轨道,在非晶状态下电子云能高度重合,起到空穴传输通道的作用。
本发明所提供的p型CuNSnO非晶氧化物半导体薄膜,在CuNSnO中,Cu为+1价,N为Si、Ge、Hf、Zr、Mg、Mn、Fe、Nb、V、Sr、Ba、Rh、Co、Ca中的一种,Sn为+2价;CuNSnO薄膜为非晶态,具有p型导电特性。
本发明所提供的p型CuNSnO非晶氧化物半导体薄膜,进一步地,当N为Sr,此时CuNSnO即为CuSrSnO,p型CuSrSnO薄膜化学式为CuSr0.5SnyO1+y,其中0.1≦y≦0.3。
本发明还提供了制备上述p型CuSrSnO非晶氧化物半导体薄膜的制备方法,具体步骤如下:
(1)以高纯Cu2O、SrO和SnO粉末为原材料,混合,研磨,在1000℃的Ar气氛下烧结,制成CuSrSnO陶瓷片为靶材,其中Cu、Sr、Sn三组分的原子比为1:0.5:(0.1~0.3);
(2)采用射频磁控溅射方法,将衬底和靶材安装在溅射反应室中,抽真空至真空度低于1×10-3Pa;
(3)通入Ar-O2为工作气体,气体压强1.0~1.5Pa,Ar-O2流量体积比为10:1~10:3,溅射功率110~140W,衬底温度为25~500℃,在Ar-O2离子的轰击下,靶材表面原子和分子溅射出来,在衬底上沉积形成一层薄膜,在Ar气氛下自然冷却到室温,得到p型CuSrSnO非晶薄膜。
采用上述方法生长的p型CuSrSnO非晶氧化物半导体薄膜,其性能指标为:CuSrSnO非晶薄膜具有p型导电特性,空穴浓度1013~1015cm-3,可见光透过率≧80%。
上述材料参数和工艺参数为发明人经多次实验确立的,需要严格控制,在发明人的实验中若超出上述参数的范围,则无法实现设计的p型CuSrSnO材料,也无法获得具有p型导电且为非晶态的CuSrSnO薄膜。
在p型CuNSnO体系中,N元素具有下述共性:N为非III族元素,具有较低的标准电势,与O有高的结合能,N与O形成的氧化物为高阻氧化物,且其禁带宽度大于3eV,包括Si、Ge、Hf、Zr、Mg、Mn、Fe、Nb、V、Sr、Ba、Rh、Co、Ca。除N为Sr外,当N为上述所述的其它元素时,也具有同样的机理,具有类似的性质,除CuSrSnO之外的其它的p型CuNSnO非晶氧化物半导体薄膜均能用上述类似的方法与步骤进行制备,所得的材料和器件具有类似的性能。
本发明的有益效果在于:
1)本发明所述的p型CuNSnO非晶氧化物半导体薄膜,其中Cu与O结合形成具有p型导电的材料基体,N为空穴浓度的控制元素,Sn起到空穴传输通道的作用,基于上述原理,CuNSnO是一种良好的p型AOS材料。
2)本发明所述的p型CuNSnO非晶氧化物半导体薄膜,具有良好的材料特性,其p型导电性能易于通过组分比例实现调控。
3)本发明所述的p型CuNSnO非晶氧化物半导体薄膜,可以作为沟道层制备的p型AOS TFT,从而为p型AOS TFT的应用提供关键材料。
4)本发明所述的p型CuNSnO非晶氧化物半导体薄膜,与已存在的n型InGaZnO非晶氧化物半导体薄膜组合,可形成一个完整的AOS的p-n体系,且p型CuNSnO与n型InGaZnO均为透明半导体材料,因而可制作透明光电器件和透明逻辑电路,开拓AOS在透明电子产品中应用,促进透明电子学的发展。
5)本发明所述的p型CuNSnO非晶氧化物半导体薄膜,可在室温下生长,与有机柔性衬底相兼容,因而可在可穿戴、智能化的柔性产品中获得广泛应用。
6)本发明所述的p型CuNSnO非晶氧化物半导体薄膜,在生长过程中存在较宽的参数窗口,可实现大面积沉积,能耗低,制备工艺简单、成本低,可实现工业化生产。
具体实施例
以下结合具体实施例进一步说明本发明。
实施例1
(1)以高纯Cu2O、SrO和SnO粉末为原材料,混合,研磨,在1000℃的Ar气氛下烧结,制成CuSrSnO陶瓷片为靶材,其中Cu、Sr、Sn三组分的原子比为1:0.5:0.1;
(2)采用射频磁控溅射方法,将衬底和靶材安装在溅射反应室中,抽真空至真空度为9×10-4Pa;
(3)通入Ar-O2为工作气体,气体压强1.0Pa,Ar-O2流量体积比为10:1,溅射功率110W,衬底温度为25℃,在Ar-O2离子的轰击下,靶材表面原子和分子溅射出来,在衬底上沉积形成一层薄膜,便得到p型CuSr0.5Sn0.1O1.1非晶薄膜。
以石英为衬底,按照上述生长步骤制得p型CuSr0.5Sn0.1O1.1薄膜,对其进行结构、电学和光学性能测试,测试结果为:薄膜为非晶态,厚度52nm;具有p型导电特性,空穴浓度1013cm-3;可见光透过率87%。
实施例2
(1)以高纯Cu2O、SrO和SnO粉末为原材料,混合,研磨,在1000℃的Ar气氛下烧结,制成CuSrSnO陶瓷片为靶材,其中Cu、Sr、Sn三组分的原子比为1:0.5:0.2;
(2)采用射频磁控溅射方法,将衬底和靶材安装在溅射反应室中,抽真空至真空度为9×10-4Pa;
(3)通入Ar-O2为工作气体,气体压强1.2Pa,Ar-O2流量体积比为10:2,溅射功率120W,衬底温度为300℃,在Ar-O2离子的轰击下,靶材表面原子和分子溅射出来,在衬底上沉积形成一层薄膜,在Ar气氛下自然冷却到室温,得到p型CuSr0.5Sn0.2O1.2非晶薄膜。
以石英为衬底,按照上述生长步骤制得p型CuSr0.5Sn0.2O1.2薄膜,对其进行结构、电学和光学性能测试,测试结果为:薄膜为非晶态,厚度57nm;具有p型导电特性,空穴浓度1014cm-3;可见光透过率83%。
实施例3
(1)以高纯Cu2O、SrO和SnO粉末为原材料,混合,研磨,在1000℃的Ar气氛下烧结,制成CuSrSnO陶瓷片为靶材,其中Cu、Sr、Sn三组分的原子比为1:0.5:0.3;
(2)采用射频磁控溅射方法,将衬底和靶材安装在溅射反应室中,抽真空至真空度为9×10-4Pa;
(3)通入Ar-O2为工作气体,气体压强1.5Pa,Ar-O2流量体积比为10:3,溅射功率140W,衬底温度为500℃,在Ar-O2离子的轰击下,靶材表面原子和分子溅射出来,在衬底上沉积形成一层薄膜,在Ar气氛下自然冷却到室温,得到p型CuSr0.5Sn0.3O1.3非晶薄膜。
以石英为衬底,按照上述生长步骤制得p型CuSr0.5Sn0.3O1.3薄膜,对其进行结构、电学和光学性能测试,测试结果为:薄膜为非晶态,厚度65nm;具有p型导电特性,空穴浓度1015cm-3;可见光透过率80%。
上述各实施例中,使用的原料Cu2O粉末、SrO粉末和SnO粉末的纯度均在99.99%以上。
本发明p型CuSrSnO非晶氧化物半导体薄膜制备所使用的衬底,并不局限于实施例中的石英片,其它各种类型的衬底均可使用。
在p型CuNSnO体系中,N元素为Si、Ge、Hf、Zr、Mg、Mn、Fe、Nb、V、Sr、Ba、Rh、Co、Ca中的一种。除N为Sr外,当N为上述所述的其它元素时,也具有同样的机理,因而也具有类似的性质,除CuSrSnO之外的其它的p型CuNSnO非晶氧化物半导体薄膜均能用上述类似的方法与步骤进行制备,所得的材料和器件具有类似的性能。

Claims (4)

1.一种p型CuNSnO非晶氧化物半导体薄膜,其特征在于:所述CuNSnO中N元素为非III族元素, N与O形成的氧化物禁带宽度大于3eV,为Si、Ge、Hf、Zr、Mg、Mn、Fe、Nb、V、Sr、Ba、Rh、Co、Ca中任一种;且所述CuNSnO中Cu为+1价,为材料的基体元素,与O结合形成材料的p型导电特性;N与O结合,在基体中作为空穴浓度的控制元素;所述CuNSnO中Sn为+2价,与O结合也提供p型导电,且具有球形电子轨道,在非晶状态下电子云高度重合,起到空穴传输通道的作用。
2.根据权利要求1所述的一种p型CuNSnO非晶氧化物半导体薄膜,其特征在于:N为Sr元素,此时CuNSnO即为CuSrSnO,p型CuSrSnO非晶氧化物薄膜的化学式为CuSr0.5SnyO1+y,其中0.1≦y≦0.3。
3.根据权利要求2所述的一种p型CuNSnO非晶氧化物半导体薄膜,其特征在于:p型CuSrSnO非晶氧化物薄膜的空穴浓度1013~1015cm-3
4.如权利要求2或3所述的一种p型CuNSnO非晶氧化物半导体薄膜的制备方法,其特征在于:制备p型CuSrSnO非晶氧化物半导体薄膜的步骤包括:
1)以高纯Cu2O、SrO和SnO粉末为原材料,混合,研磨,在1000℃的Ar气氛下烧结,制成CuSrSnO陶瓷片为靶材,其中Cu、Sr、Sn三组分的原子比为1:0.5: 0.1~0.3;
2)采用射频磁控溅射方法,将衬底和靶材安装在溅射反应室中,抽真空至真空度低于1×10-3Pa;
3)通入Ar-O2为工作气体,气体压强1.0~1.5Pa,Ar-O2流量体积比为10:1~10:3,溅射功率110~140W,衬底温度为25~500℃,在Ar-O2离子的轰击下,靶材表面原子和分子溅射出来,在衬底上沉积形成一层薄膜,在Ar气氛下自然冷却到室温,得到p型CuSrSnO非晶薄膜。
CN201610914013.9A 2016-10-20 2016-10-20 一种p型CuNSnO非晶氧化物半导体薄膜及其制备方法 Expired - Fee Related CN106711199B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610914013.9A CN106711199B (zh) 2016-10-20 2016-10-20 一种p型CuNSnO非晶氧化物半导体薄膜及其制备方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610914013.9A CN106711199B (zh) 2016-10-20 2016-10-20 一种p型CuNSnO非晶氧化物半导体薄膜及其制备方法

Publications (2)

Publication Number Publication Date
CN106711199A true CN106711199A (zh) 2017-05-24
CN106711199B CN106711199B (zh) 2020-05-19

Family

ID=58940351

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610914013.9A Expired - Fee Related CN106711199B (zh) 2016-10-20 2016-10-20 一种p型CuNSnO非晶氧化物半导体薄膜及其制备方法

Country Status (1)

Country Link
CN (1) CN106711199B (zh)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100276689A1 (en) * 2005-09-06 2010-11-04 Canon Kabushiki Kaisha Field effect transistor using amorphous oxide film as channel layer, manufacturing method of field effect transistor using amorphous oxide film as channel layer, and manufacturing method of amorphous oxide film
US20110253997A1 (en) * 2010-04-15 2011-10-20 Faculty Of Science And Technology New University Of Lisbon Semiconductor device and method of manufacturing the same
CN103173732A (zh) * 2013-03-08 2013-06-26 北京航空航天大学 一种p型透明导电氧化物及其掺杂非晶薄膜的制备方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100276689A1 (en) * 2005-09-06 2010-11-04 Canon Kabushiki Kaisha Field effect transistor using amorphous oxide film as channel layer, manufacturing method of field effect transistor using amorphous oxide film as channel layer, and manufacturing method of amorphous oxide film
US20110253997A1 (en) * 2010-04-15 2011-10-20 Faculty Of Science And Technology New University Of Lisbon Semiconductor device and method of manufacturing the same
CN103173732A (zh) * 2013-03-08 2013-06-26 北京航空航天大学 一种p型透明导电氧化物及其掺杂非晶薄膜的制备方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
CHESTA RUTTANAPUN, ET. AL: "Electrical and optical properties of p-type CuFe1-xSnxO2(x=0.03,0.05) delafossite oxide", 《 JOURNAL OF APPLIED PHYSICS》 *

Also Published As

Publication number Publication date
CN106711199B (zh) 2020-05-19

Similar Documents

Publication Publication Date Title
CN103681655B (zh) 半导体装置
Sanal et al. Room temperature deposited transparent p-channel CuO thin film transistors
CN103066112B (zh) 半导体装置及半导体装置的制造方法
CN104584200B (zh) 薄膜晶体管和显示装置
CN106783871B (zh) 一种阵列基板、显示面板及制作方法
CN102859670B (zh) 成膜方法
CN102132413A (zh) 场效应晶体管、显示元件、图像显示装置和系统
CN102683423A (zh) 一种顶栅结构金属氧化物薄膜晶体管及其制作方法
CN103201839B (zh) 沉积薄膜电极与薄膜堆迭的方法
JP2014056945A (ja) アモルファス酸化物薄膜及びその製造方法、並びにそれを用いた薄膜トランジスタ
CN103545377B (zh) 一种氧化物薄膜晶体管及其制造方法
CN108258021A (zh) 薄膜晶体管、其制备方法、阵列基板及显示装置
CN108878264B (zh) 一种金属氧化物叠层场效应材料的制备方法
CN106711201A (zh) 一种p型CrMCuO非晶氧化物半导体薄膜及其制备方法
CN106711195A (zh) 一种p型ZnMSnO非晶氧化物半导体薄膜及其制备方法
CN106298953B (zh) 一种高性能氧化镍基p型薄膜晶体管及其制备方法
CN106711199A (zh) 一种p型CuNSnO非晶氧化物半导体薄膜及其制备方法
CN106711196B (zh) 一种p型ZnGeSnO非晶氧化物半导体薄膜及其制备方法
CN106702326B (zh) 一种p型NiMSnO非晶氧化物半导体薄膜及其制备方法
CN106711197A (zh) 一种p型CuNiSnO非晶氧化物半导体薄膜及其制备方法
CN102969364A (zh) 一种改善器件均匀性的顶栅结构金属氧化物薄膜晶体管及其制作方法
CN106711228A (zh) 一种p型LaMSnO非晶氧化物半导体薄膜及其制备方法
CN106711193A (zh) 一种p型CaMSnO非晶氧化物半导体薄膜及其制备方法
JP5881681B2 (ja) 酸化物型半導体材料及びスパッタリングターゲット
JP5813763B2 (ja) 酸化物型半導体材料及びスパッタリングターゲット

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20200519

CF01 Termination of patent right due to non-payment of annual fee