CN106649167A - Bus switching circuit and portable electronic device with bus switching circuit - Google Patents

Bus switching circuit and portable electronic device with bus switching circuit Download PDF

Info

Publication number
CN106649167A
CN106649167A CN201510709756.8A CN201510709756A CN106649167A CN 106649167 A CN106649167 A CN 106649167A CN 201510709756 A CN201510709756 A CN 201510709756A CN 106649167 A CN106649167 A CN 106649167A
Authority
CN
China
Prior art keywords
bus
electrically connected
control signal
signal output
converting circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510709756.8A
Other languages
Chinese (zh)
Inventor
曾峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Futaihong Precision Industry Co Ltd
Chiun Mai Communication Systems Inc
Original Assignee
Shenzhen Futaihong Precision Industry Co Ltd
Chiun Mai Communication Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Futaihong Precision Industry Co Ltd, Chiun Mai Communication Systems Inc filed Critical Shenzhen Futaihong Precision Industry Co Ltd
Priority to CN201510709756.8A priority Critical patent/CN106649167A/en
Priority to TW104135964A priority patent/TW201722080A/en
Publication of CN106649167A publication Critical patent/CN106649167A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4022Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Studio Devices (AREA)
  • Electronic Switches (AREA)

Abstract

The invention discloses a bus switching circuit. The bus switching circuit is used in a portable electronic device containing at least one peripheral component. The bus switching circuit comprises a processing unit and at least one switch unit, wherein the processing unit comprises at least one bus end and control signal output ends equal to the least one switch unit in quantity, and each control signal output end is used for outputting corresponding control signals to controls the communication or cut-off of the corresponding switch unit. The bus end is shared by the peripheral components, and accordingly the situation of site selection conflict and the like cannot occur. The invention further provides the portable electronic device with the bus switching circuit.

Description

Bus converting circuit and the portable electron device with the bus converting circuit
Technical field
The present invention relates to a kind of bus converting circuit and the portable electron device with the bus converting circuit.
Background technology
At present, the portable electron device such as mobile phone generally includes former and later two photographic head, and requires to reach high image quality, generally by front camera and rear camera from the product with pixel same model.However, the photographic head of same model generally has identical I2C (Inter-Integrated Circuit) bus address, and processor or in-system programmable components(in-system Programming, ISP)It is special to some photographic head that chip can only often provide I2C buses all the way sometimes, so inevitably there are addressing conflicts.
The content of the invention
For the problems referred to above, it is necessary to provide a kind of bus converting circuit for avoiding addressing conflicts.
In addition, it is necessary to which a kind of portable electron device with the bus converting circuit is provided.
A kind of bus converting circuit,In being applied to the portable electron device for including at least one peripheral element,The bus converting circuit includes processing unit and an at least switch element,The processing unit includes an at least bus end and control signal output corresponding with an at least switch element quantity,Each switch element includes input corresponding with an at least bus end quantity、Outfan and control end,Each input is respectively electrically connected to corresponding bus end in each switch element,Each outfan is respectively electrically connected to the bus pin of corresponding peripheral element,Control end in each switch element is electrically connected to together,And it is respectively electrically connected to corresponding control signal output,Each control signal output is to export corresponding control signal,To control the on or off of corresponding switch element.
A kind of portable electron device, including an at least peripheral element and described bus converting circuit.
Portable electron device of the present invention can export corresponding control signal by the control signal output, to select corresponding peripheral element, and then cause the peripheral element to share the bus end, situations such as without Addressing conflicts occur.
Description of the drawings
Fig. 1 is the overall schematic of the portable electron device of present pre-ferred embodiments.
Fig. 2 is the schematic diagram under another angle of portable electron device described in Fig. 1.
Fig. 3 is the circuit diagram of bus converting circuit in portable electron device described in Fig. 1.
Main element symbol description
Portable electron device 100
Main part 11
First surface 111
Second surface 113
Display unit 12
First photographic head 13
Second camera 15
Data pin SDA_CAM1、SDA_CAM2
Clock pins SCL_CAM1、SCL_CAM2
Bus converting circuit 17
Processing unit 171
Data terminal I2C_SDA
Clock end I2C_SCL
First control signal output GPIO1
Second control signal output GPIO2
First switch unit 173
First field effect transistor Q1
Second field effect transistor Q2
Second switch unit 174
3rd field effect transistor Q3
4th field effect transistor Q4
First resistor R1
Second resistance R2
First pull-up circuit 177
First pull-up resistor R3
Second pull-up resistor R4
Second pull-up circuit 178
3rd resistor R5
4th resistance R6
First pull down resistor R7
Second pull down resistor R8
Following specific embodiment will further illustrate the present invention with reference to above-mentioned accompanying drawing.
Specific embodiment
Fig. 1 and Fig. 2 is referred to, the portable electron device 100 of present pre-ferred embodiments can be mobile phone, panel computer etc..The portable electron device 100 includes main part 11, display unit 12, the first photographic head 13, second camera 15 and the bus converting circuit 17 being arranged inside the main part 11.
The main part 11 includes first surface 111 and the second surface 113 being oppositely arranged with first surface 111.The display unit 12 is arranged on the first surface 111.In the present embodiment, photographic head based on first photographic head 13, it is arranged on the second surface 113.The second camera 15 is secondary photographic head, and it is arranged on the first surface 111, that is, be arranged at the place plane of display unit 12, for aiding in user to realize the functions such as auto heterodyne.It is understood that first photographic head 13 be not limited to the position of second camera 15 it is described above, its can also other modes row set.
Fig. 3 is seen also, first photographic head 13 includes data pin SDA_CAM1 and clock pins SCL_CAM1.Second camera 15 includes data pin SDA_CAM2 and clock pins SCL_CAM2.
In the present embodiment, the bus converting circuit 17 includes processing unit 171, first switch unit 173, second switch unit 174, first resistor R1, second resistance R2, the first pull-up circuit 177 and the second pull-up circuit 178.
The processing unit 171 can be central processing unit(central Processing unit, CPU)Or in-system programmable components(In-system programming, ISP)Chip.The processing unit 171 includes data terminal I2C_SDA, clock end I2C_SCL, the first control signal output GPIO1 and the second control signal output GPIO2.In the present embodiment, first control signal output GPIO1 and the second control signal output GPIO2 are universal input/output pin.
The first switch unit 173 includes the first field effect transistor Q1 and the second field effect transistor Q2.The source electrode of first field effect transistor Q1 as first switch unit 173 first input end, to be electrically connected to the data terminal I2C_SDA.The source electrode of second field effect transistor Q2 as the first switch unit 173 the second input, to be electrically connected to the clock end I2C_SCL.The drain electrode of first field effect transistor Q1 as the first switch unit 173 the first outfan, to be electrically connected to data pin SDA_CAM1 of first photographic head 13.The drain electrode of second field effect transistor Q2 as the first switch unit 173 the second outfan, to be electrically connected to the clock pins SCL_CAM1 of first photographic head 13.The grid of first field effect transistor Q1 and the grid of the second field effect transistor Q2 are electrically connected to first control signal output GPIO1 respectively as first control end and the second control end of the first switch unit 173.
The second switch unit 174 includes the 3rd field effect transistor Q3 and the 4th field effect transistor Q4.The source electrode of the 3rd field effect transistor Q3 as second switch unit 174 first input end, to be electrically connected to the data terminal I2C_SDA.The source electrode of the 4th field effect transistor Q4 as the second switch unit 174 the second input, to be electrically connected to the clock end I2C_SCL.The drain electrode of the 3rd field effect transistor Q3 as the second switch unit 174 the first outfan, to be electrically connected to data pin SDA_CAM2 of the second camera 15.The drain electrode of the 4th field effect transistor Q4 as the second switch unit 174 the second outfan, to be electrically connected to the clock pins SCL_CAM2 of the second camera 15.The grid of the 3rd field effect transistor Q3 and the grid of the 4th field effect transistor Q4 are electrically connected to second control signal output GPIO2 respectively as first control end and the second control end of the second switch unit 174.
One end of first resistor R1 is connected to a power supply VCC, and the other end is connected to the data terminal I2C_SDA.One end of second resistance R2 is connected to the power supply VCC, and the other end is connected to the clock end I2C_SCL.
First pull-up circuit 177 includes the first pull-up resistor R3 and the second pull-up resistor R4.One end of the first pull-up resistor R3 is connected to the power supply VCC, and the other end is connected to data pin SDA_CAM1 of first photographic head 13.One end of the second pull-up resistor R4 is connected to the power supply VCC, and the other end is connected to the clock pins SCL_CAM1 of first photographic head 13.
Second pull-up circuit 178 includes the 3rd pull-up resistor R5 and the 4th pull-up resistor R6.One end of the 3rd pull-up resistor R5 is connected to the power supply VCC, and the other end is connected to data pin SDA_CAM2 of first photographic head 13.One end of the 4th pull-up resistor R6 is connected to the power supply VCC, and the other end is connected to the clock pins SCL_CAM2 of the second camera 15.
It is appreciated that in other embodiments, the bus converting circuit 17 also includes the first pull down resistor R7 and the second pull down resistor R8.One end of the first pull down resistor R7 is connected to first control signal output GPIO1, other end ground connection.One end of the second pull down resistor R8 is connected to second control signal output GPIO2, other end ground connection.
See also table 1, the processing unit 171 can export corresponding control signal by first control signal output GPIO1 and second control signal output GPIO2, to control the on or off of first switch unit 173 and second switch unit 174, and then corresponding first photographic head 13 or second camera 15 are selected, so that the processing unit 171 passes through I2C (Inter-Integrated Circuit) bus protocol is addressed to first photographic head 13 or second camera 15.For example, when first control signal output GPIO1 exports high level(Such as logic 1), the data terminal I2C_SDA is output, and exports high level(Such as logic 1)When, the voltage between the source electrode and grid of first field effect transistor Q1(VGS)For 0 volt(That is VGS=0), the first field effect transistor Q1 cut-off, data pin SDA_CAM1 of first photographic head 13 is connected to the power supply VCC by the first pull-up resistor R3, and then is pulled to high level.When the data terminal I2C_SDA is output, and export low level(Such as logical zero)When, the voltage between the source electrode and grid of first field effect transistor Q1(VGS)For 1.8 volts(That is VGS=1.8v), the first field effect transistor Q1 saturation conduction, the voltage of data pin SDA_CAM1 of first photographic head 13 is pulled low to low level.
When first control signal output GPIO1 exports low level(Such as logical zero), the data terminal I2C_SDA is output, and exports high level(Such as logic 1)When, the voltage between the source electrode and grid of first field effect transistor Q1(VGS)Less than 0 volt(That is VGS<0), the first field effect transistor Q1 cut-off, the voltage of data pin SDA_CAM1 of first photographic head 13 is connected to the power supply VCC by the first pull-up resistor R3, and then is pulled to high level.When the data terminal I2C_SDA is output, and export low level(Such as logical zero)When, the voltage between the source electrode and grid of first field effect transistor Q1(VGS)For 0 volt(That is VGS=0), the first field effect transistor Q1 cut-off, the voltage of data pin SDA_CAM1 of first photographic head 13 is connected to the power supply VCC by the first pull-up resistor R3, and then is pulled to high level.
The truth table of each pin in the processing unit of table 1 and the first photographic head, second camera
Equally, table 2 is seen also, when first control signal output GPIO1 exports high level(Such as logic 1), when the data terminal I2C_SDA is to be input into, when first photographic head 13 responds an answer signal(Ack-knowledge signals)And when exporting high level, the voltage between the source electrode and grid of first field effect transistor Q1(VGS)For 0 volt(That is VGS=0), the first field effect transistor Q1 cut-off, the voltage of the data terminal I2C_SDA is connected to the power supply VCC by first resistor R1 in first pull-up circuit 176, and then is pulled to high level.When first photographic head 13 responds the Ack-knowledge signals and exports low level, first field effect transistor Q1 is by its internal diode(Figure is not marked)By the voltage clamp of the data terminal I2C_SDA to low level, so as to the voltage in first field effect transistor Q1 between source electrode and grid(VGS)For 1.5 volts(That is VGS=1.5), first field effect transistor Q1 conducting, the voltage of the data terminal I2C_SDA is locked to low level.
The truth table of each pin in the processing unit of table 2 and the first photographic head, second camera
Obviously, from above-mentioned table 1 and table 2, it is apparent that the first control signal output GPIO1 and the exportable corresponding control signal of the second control signal output GPIO2, to select corresponding photographic head, and then realize being addressed corresponding photographic head.For example, it is output as 0 when the first control signal output GPIO1 is output as the 0, and second control signal output GPIO2(That is GPIO1&GPIO2=00)When, any photographic head is not chosen in expression.As GPIO1&GPIO2=01, second camera 15 is chosen in expression, is so capable of achieving the addressing to second camera 15.As GPIO1&GPIO2=10, the first photographic head 13 is chosen in expression, is so capable of achieving the addressing to the first photographic head 13.The pattern of GPIO1&GPIO2=11 is prohibited, and means this pattern should not occur.
Portable electron device of the present invention 100 can export corresponding control signal by first control signal output GPIO1 and the second control signal output GPIO2, to select corresponding first photographic head 13 or second camera 15, and then cause first photographic head 13 or second camera 15 to share the data terminal I2C_SDA and clock end I2C_SCL, situations such as without there are Addressing conflicts.
It is understood that in other embodiments, the quantity of photographic head is not limited to two described in the present embodiment in the portable electron device 100, and it can also be one or more, i.e., described portable electron device 100 includes at least one photographic head.The quantity of switch element accordingly, in the bus converting circuit 17, pull-up circuit, control signal output and pull down resistor is consistent with the quantity of photographic head.For example, when the portable electron device 100 includes three photographic head, the correspondence of the bus converting circuit 17 includes three switch elements, three pull-up circuits, three control signal outputs and three pull down resistors.Wherein, the first input end of each switch element is electrically connected to the data terminal, and the second input of each switch element is electrically connected to the clock end.First outfan and the second outfan of each switch element are respectively electrically connected to the data pin and clock pins of corresponding photographic head.First control end and the second control end of each switch element is electrically connected to a corresponding control signal output.Each control signal output to export corresponding control signal, to control the on or off of corresponding switch element.
In addition, each switch element include two field effect transistor, the source electrode of one of field effect transistor as the first input end, to be electrically connected to the data terminal, the source electrode of another effect pipe as second input, to be electrically connected to the clock end.The drain electrode of one of field effect transistor as first outfan, to be electrically connected to the data pin of corresponding photographic head, the drain electrode of another field effect transistor as second outfan, to be electrically connected to the clock pins of corresponding photographic head.The grid of two field effect transistor is electrically connected to corresponding control signal output respectively as first control end and the second control end.
Each pull-up circuit includes two pull-up resistors, and one end of one of pull-up resistor is electrically connected to a power supply, and the other end is connected to the first outfan of corresponding switch element and the data terminal of corresponding photographic head.One end of another pull-up resistor is connected to the power supply, and the other end is connected to the second outfan of corresponding switch element and the clock end of corresponding photographic head.One end ground connection of each pull down resistor, the other end is then respectively electrically connected to corresponding control signal output.
It is, of course, understood that in other embodiments, the portable electron device 100 is also not limited to the photographic head described in the present embodiment, and it can also be other peripheral elements.
It is understandable that, in other embodiments, peripheral element is not limited to include two bus pins described in the present embodiment in the portable electron device 100, that is data pin SDA_CAM1, SDA_CAM2 and clock pins SCL_CAM1, SCL_CAM2, it may also include one or more bus pins, i.e., described peripheral element includes at least one bus pin.Accordingly, the quantity of pull-up resistor is consistent with the quantity of bus pin in input, outfan, control end and pull-up circuit in bus end, the switch element in the processing unit.For example, when the peripheral element only includes a bus pin, the processing unit only includes a bus end.The switch element only includes a field effect transistor, and the source electrode of the field effect transistor is connected to the bus end as input.The drain electrode of the field effect transistor is connected to the bus pin of the peripheral element as outfan.The grid of the field effect transistor is connected to corresponding control signal output as control end.Accordingly, the pull-up circuit only includes a pull-up resistor, and one end of the pull-up resistor is connected to the power supply, and the other end is connected to the bus pin of the outfan of corresponding switch element and corresponding peripheral element.
The above, only presently preferred embodiments of the present invention is not to make any pro forma restriction to the present invention.In addition, those skilled in the art can also do other changes in spirit of the invention, certainly, these changes done according to present invention spirit all should be included within scope of the present invention.

Claims (8)

1. a kind of bus converting circuit, in being applied to the portable electron device for including at least one peripheral element, it is characterised in that:The bus converting circuit includes processing unit and an at least switch element, the processing unit includes an at least bus end and control signal output corresponding with an at least switch element quantity, each switch element includes input corresponding with an at least bus end quantity, outfan and control end, each input is respectively electrically connected to corresponding bus end in each switch element, each outfan is respectively electrically connected to the bus pin of corresponding peripheral element, control end in each switch element is electrically connected to together, and it is respectively electrically connected to corresponding control signal output, each control signal output is to export corresponding control signal, to control the on or off of corresponding switch element.
2. bus converting circuit as claimed in claim 1, it is characterised in that:The bus end includes data terminal and clock end, each switch element includes first input end, second input, first outfan, second outfan, first control end and the second control end, the first input end is electrically connected to the data terminal, second input is electrically connected to the clock end, first outfan is electrically connected to the data pin of the peripheral element, second outfan is electrically connected to the clock pins of the peripheral element, first control end and the second control end are electrically connected to together, and it is electrically connected to corresponding control signal output.
3. bus converting circuit as claimed in claim 1, it is characterised in that:Each switch element includes at least one field effect transistor, the source electrode of each field effect transistor is used as the input, to be respectively electrically connected to corresponding bus end, the drain electrode of each field effect transistor is used as the outfan, to be electrically connected to the bus pin of corresponding peripheral element, the grid of each field effect transistor is electrically connected to corresponding control signal output as the control end.
4. bus converting circuit as claimed in claim 1, it is characterised in that:The bus converting circuit also includes pull-up circuit corresponding with an at least switch element quantity, each pull-up circuit includes pull-up resistor corresponding with an at least bus end quantity, one end of each pull-up resistor is connected to a power supply, and the other end is connected to the bus pin of the outfan of corresponding switch element and corresponding peripheral element.
5. bus converting circuit as claimed in claim 1, it is characterised in that:The bus converting circuit also includes resistance corresponding with an at least bus end quantity, and one end of each resistance is connected to a power supply, and the other end is connected to corresponding bus end.
6. bus converting circuit as claimed in claim 1, it is characterised in that:The bus converting circuit also includes pull down resistor corresponding with the control signal output quantity, and one end ground connection of each pull down resistor, the other end is respectively electrically connected to corresponding control signal output.
7. a kind of portable electron device, including an at least peripheral element and the bus converting circuit as any one of claim 1-6 item.
8. portable electron device as claimed in claim 7, it is characterised in that:The peripheral element is photographic head.
CN201510709756.8A 2015-10-28 2015-10-28 Bus switching circuit and portable electronic device with bus switching circuit Pending CN106649167A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201510709756.8A CN106649167A (en) 2015-10-28 2015-10-28 Bus switching circuit and portable electronic device with bus switching circuit
TW104135964A TW201722080A (en) 2015-10-28 2015-11-02 Bus switching circuit and portable electronic device with same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510709756.8A CN106649167A (en) 2015-10-28 2015-10-28 Bus switching circuit and portable electronic device with bus switching circuit

Publications (1)

Publication Number Publication Date
CN106649167A true CN106649167A (en) 2017-05-10

Family

ID=58816298

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510709756.8A Pending CN106649167A (en) 2015-10-28 2015-10-28 Bus switching circuit and portable electronic device with bus switching circuit

Country Status (2)

Country Link
CN (1) CN106649167A (en)
TW (1) TW201722080A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020077857A1 (en) * 2018-10-15 2020-04-23 深圳市华星光电技术有限公司 Liquid crystal display circuit and display

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN201222248Y (en) * 2008-07-24 2009-04-15 北京大明五洲科技有限公司 USB interface combined device
CN102778918A (en) * 2011-05-09 2012-11-14 鸿富锦精密工业(深圳)有限公司 Portable electronic device
US8667204B2 (en) * 2011-01-24 2014-03-04 Rpx Corporation Method to differentiate identical devices on a two-wire interface
US20140173159A1 (en) * 2012-12-13 2014-06-19 Hon Hai Precision Industry Co., Ltd. Expresscard adapter and electronic device
CN204069149U (en) * 2014-10-09 2014-12-31 上海卓悠网络科技有限公司 A kind of switching circuit realizing two 13M pixel camera head and switch

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN201222248Y (en) * 2008-07-24 2009-04-15 北京大明五洲科技有限公司 USB interface combined device
US8667204B2 (en) * 2011-01-24 2014-03-04 Rpx Corporation Method to differentiate identical devices on a two-wire interface
CN102778918A (en) * 2011-05-09 2012-11-14 鸿富锦精密工业(深圳)有限公司 Portable electronic device
US20140173159A1 (en) * 2012-12-13 2014-06-19 Hon Hai Precision Industry Co., Ltd. Expresscard adapter and electronic device
CN204069149U (en) * 2014-10-09 2014-12-31 上海卓悠网络科技有限公司 A kind of switching circuit realizing two 13M pixel camera head and switch

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020077857A1 (en) * 2018-10-15 2020-04-23 深圳市华星光电技术有限公司 Liquid crystal display circuit and display

Also Published As

Publication number Publication date
TW201722080A (en) 2017-06-16

Similar Documents

Publication Publication Date Title
US7849244B2 (en) Apparatus for resolving conflicts happened between two I2C slave devices with the same addressed address in computer system
TWI553487B (en) Combined electronic device
US20160299185A1 (en) Fan detecting device and fan assembly
US10135442B2 (en) Current-mode logic circuit
US10748470B2 (en) Level shifter and projector
US9270121B2 (en) Control circuit for controlling devices to boot sequentially
US9690342B2 (en) Computer system and power circuit therefor
TWI585567B (en) Voltage adjust apparatus for electronic device
US11128121B2 (en) Protection circuit for decoupling a low voltage circuitry from a high voltage circuitry
CN106649167A (en) Bus switching circuit and portable electronic device with bus switching circuit
US20160274650A1 (en) Interface supply circuit
CN210038710U (en) Power supply switching circuit and server
CN109509454B (en) Driving device, circuit driving method and display panel
TW201506643A (en) Motherboard
CN109739801B (en) Serial port level conversion circuit between MCU chip and SOC chip
TWI580156B (en) Interface supply circuit
US9746891B2 (en) Computer
CN109388602B (en) Electronic device, logic chip and communication method of logic chip
TWI607671B (en) Back light control system
WO2020103232A1 (en) Display device and driving method therefor
CN105207663B (en) A kind of output circuit of compatibility PECL/TTL/CMOS level
TWI505058B (en) Voltage control circuit
US7616039B2 (en) Memory reset apparatus
CN104202631A (en) MHL-USB (mobile high-definition link and universal serial bus) joint circuit and portable electronic device
TWI669911B (en) Universal serial bus circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20170510